ST TDA7719 User Manual

TDA7719

3 band car audio processor

Features

■Input multiplexer

–Multiple input configuration for different application

■Loudness

–2nd order frequency response

–Programmable center frequency

–15 dB with 1 dB steps

–Selectable high frequency boost

–Selectable flat-mode

■Volume

–+15 dB to -15 dB with 1 dB step resolution

–Soft-step control with programmable blend times

■Bass

–2nd order frequency response

–Center frequency programmable in 4 steps

–Q programmable 1.0/1.25/1.5/2.0

–DC gain programmable

–-15 to 15 dB range with 1 dB resolution

■Middle

–2nd order frequency response

–Center frequency programmable in 4 steps

–Q programmable 0.5/0.75/1.0/1.25

–-15 to 15dB range with 1dB resolution

■Treble

–2nd order frequency response

–Center frequency programmable in 4 steps

–-15 to 15dB range with 1dB resolution

■Speaker

–4 independent soft step speaker controls

–0dB to -79dB with 1dB steps

–Direct mute

■Subwoofer

–2nd order low pass filter with programmable cut off frequency

–2 independent soft step level control,

■Mute functions

TSSOP28

–Direct mute

–Digitally controlled SoftMute with 4 programmable mute-times

■Offset detection

–Offset voltage detection circuit for on-board power amplifier failure diagnosis

■Level meter

–Provide rectified level voltage of main source signal (before loudness)

■Rear seat selector

–Full source selector for rear seat output

■Mixing selector

Description

The TDA7719 is a high performance signal processor specifically designed for car radio applications. The device includes a high performance audioprocessor with fully integrated audio filters and new Soft Step architecture. The digital control allows programming in a wide range of filter characteristics. By the use of BCMOSprocess and liner signal processing low distortion and low noise are obtained.

Table 1.	Device summary
Order code		Package	Packing
TDA7719		TSSOP28	Tube
TDA7719TR		TSSOP28	Tape and reel

April 2009

Doc ID 13698 Rev 4

1/46

www.st.com

Contents	TDA7719

Contents

1	Block circuit diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .		6
2	Pin description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .		7
	2.1	Pin connection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .	7
	2.2	Pin description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .	7
3	Electrical specifications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .		9

3.1 Thermal data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9 3.2 Absolute maximum ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9 3.3 Electrical characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9

4	Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .		13
	4.1	Input configuration . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .	13

4.1.1 Front and rear selector . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13 4.1.2 Direct path . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15

4.2 Mixing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16

4.3 Loudness . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17

4.3.1 Loudness attenuation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17 4.3.2 Peak frequency . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17 4.3.3 High frequency boost . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18 4.3.4 Flat mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18

4.4 SoftMute . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18 4.5 Softstep volume . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19 4.6 Bass . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19

4.6.1 Bass attenuation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19 4.6.2 Bass center frequency . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19 4.6.3 Bass quality factors . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20 4.6.4 DC mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20

4.7 Middle . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21

	4.7.1	Middle attenuation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .	21
	4.7.2	Middle center frequency . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .	21
	4.7.3	Middle quality factors . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .	22
4.8	Treble .	. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .	22

2/46	Doc ID 13698 Rev 4

TDA7719	Contents

4.8.1 Treble attenuation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22 4.8.2 Treble center frequency . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23

4.9 Subwoofer Filter . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23 4.10 Softstep control . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24 4.11 DC offset detector and level meter option . . . . . . . . . . . . . . . . . . . . . . . . 25 4.12 DC offset detector . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25 4.13 Level meter . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26 4.14 Output gain control . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26 4.15 Audioprocessor testing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26 4.16 Test circuit (3 x QD + 1 x FD + DC offset detector) . . . . . . . . . . . . . . . . . 27

5	I2C bus specification . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .		28
	5.1	Interface protocol . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .	28

5.1.1 Receive mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29 5.1.2 Transmission mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29 5.1.3 Reset condition . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29

5.2 Data byte specification . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31

6	Package information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .	44
7	Revision history . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .	45

Doc ID 13698 Rev 4

3/46

List of tables	TDA7719

List of tables

Table 1. Device summary . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1 Table 2. Pin description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 Table 3. Thermal data. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9 Table 4. Absolute maximum ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9 Table 5. Electrical characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9 Table 6. Input pin configuration . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13 Table 7. Selector configuration matrix . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14

Table 8. Available sources for mixing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16 Table 9. I2C bus electrical characterisitics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28

Table 10. Subaddress (receive mode) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30 Table 11. Input configuration / main selector (0) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31 Table 12. 2nd Source selector / direct path (1). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32 Table 13. Mixing source / mixing gain (2) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33 Table 14. Mix control / level meter / dc offset detector configure (3) . . . . . . . . . . . . . . . . . . . . . . . . . 34 Table 15. Soft mute / others (4) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 35 Table 16. SoftStep I (5). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 36 Table 17. SoftStep II / DC detector (6) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37 Table 18. Loudness (7) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38 Table 19. Volume / output gain (8) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38 Table 20. Treble filter (9) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39 Table 21. Middle filter (10) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39 Table 22. Bass filter (11). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 40 Table 23. Subwoofer / middle / bass (12) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 40 Table 24. Speaker attenuation (LF/RF/LR/RR) (13-16) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 41 Table 25. Subwoofer attenuation (subwoofer L/subwoofer R) (17-18) . . . . . . . . . . . . . . . . . . . . . . . . 41 Table 26. Testing audio processor 1 (19) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 42 Table 27. Testing audio processor 2 (20) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 43 Table 28. Document revision history . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 45

4/46	Doc ID 13698 Rev 4

TDA7719	List of figures

List of figures

Figure 1. Block circuit diagram. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6 Figure 2. Pin connection (top view) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 Figure 3. QD and FD configuration of QD4/FD4 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15 Figure 4. Block diagram of mixing stage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16 Figure 5. Loudness attenuation @ fP = 400 Hz. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17 Figure 6. Loudness center frequencies @ Attn. = 15 dB. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17

Figure 7. Loudness attenuation, fc =2.4 kHz . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18 Figure 8. SoftMute timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18

Figure 9. Bass Control @ fc = 80 Hz, Q = 1 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19 Figure 10. Bass center frequencies @ gain = 14 dB, Q = 1 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19

Figure 11. Bass quality factors @ gain = 14 dB, fc = 80 Hz. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20 Figure 12. Bass normal and DC mode @ Gain = 14 dB, fc = 80 Hz . . . . . . . . . . . . . . . . . . . . . . . . . . 20 Figure 13. Middle control @ fc = 1 kHz, Q = 1. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21

Figure 14. Middle center frequencies @ gain = 14d B, Q = 1 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21

Figure 15. Middle quality factors @ gain = 14 dB, fc = 1 kHz . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22 Figure 16. Treble Control @ fc = 17.5 kHz. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22

Figure 17. Treble center frequencies @ gain = 14 dB . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23 Figure 18. Subwoofer control . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23 Figure 19. DC offset detection circuit (simplified) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26 Figure 20. Test circuit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27

Figure 21. Switching characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28 Figure 22. I2C timing diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29

Figure 23. TSSOP28 mechanical data and package dimensions . . . . . . . . . . . . . . . . . . . . . . . . . . . . 44

Doc ID 13698 Rev 4

5/46

Block circuit diagram	TDA7719

1 Block circuit diagram

Figure 1.

Block circuit diagram

OUTLF

OUTRF

OUTLR

OUTRR

OUTL2

OUTR2

Mix

Mix

Mix

Mix

Fader

Fader

Fader

Fader

Fader

Fader

DC-Offset

Detector

DC ERR /

LMOUT

Mono

Mono

Mono

Mono

Mono

Mono

Beep

WIN TC /

VREF

Level Meter /

WIN IN /

BEEP

Sub woo fer

LPF

Bass

I2C BUS

SCL SDA

Mid dle

CONTROL

Treble

DIGITAL

Beep

Vo lume

MUTE

So ftMute

Lou dness

SUPPLY

VDD GND CREF

Main

Selector

QD2L

QD2R

QD3L

QD3R

DPhaecirt

QD4L

QD4R

Rear

Selector

Mix

Selector

IMleipunxrt

QD1L

QD1G

QD1R

QD2L

QD2G

QD2R

QD3L

QD3G

QD3R

FDL+/QD4L

FDL-/QD4G

FDR-/QD4G

FDR+/QD4R

6/46	Doc ID 13698 Rev 4

TDA7719	Pin description

2 Pin description

2.1Pin connection

Figure 2. Pin connection (top view)

2.2Pin description

Table 2.		Pin description
No.		Pin name	Description	I/O
1		QD1L / SE1L / MD3+	QD1 left input or SE1 left or MD3 positive input	I/O
2		QD1R / SE1R / MD3-	QD1 right input or SE1 right input or MD3 negative input	I/O
3		QD1G / SE2L	QD1 common input or SE2 left input	I/O
4		QD2G / SE2R	QD2 common input or SE2 right input	I/O
5		QD2L / SE3L	QD2 left input or SE3 left input	I/O
6		QD2R / SE3R	QD2 right input or SE3 right input	I/O
7		QD3L	QD3 left input	I/O
8		QD3G	QD3 common input	I/O
9		QD3R	QD3 right input	I/O

Doc ID 13698 Rev 4

7/46

	Pin description			TDA7719
	Table 2.		Pin description (continued)
	No.		Pin name	Description	I/O
	10	QD4L / FD4L+ / SE4L / MD1+		QD4 left input or FD4L positive input or SE4 left input or MD1 positive	I/O
				input
	11	QD4G / FD4L- / SE4R / MD1-		QD4 common input or FD4L negative input or SE4 right input or MD1	I/O
				negative input
	12	QD4G / FD4R- / SE5L / MD2-		QD4 common input or FD4R negative input or SE5 left input or MD2	I/O
				negative input
	13	QD4R / FD4R+ / SE5R / MD2+		QD4 right input or FD4R positive input or SE5 right input or MD2	I/O
				positive input
	14		CREF	Reference capacitor	O
	15		GND	Ground	S
	16		OUTR2	Subwoofer output / 2nd right output	O
	17		OUTL2	Subwoofer output / 2nd left output	O
	18		OUTRF	Front right output	O
	19		OUTRR	Rear right output	O
	20		OUTLR	Rear left output	O
	21		OUTLF	Front left output	O
	22		WinTC / VREF	DC offset detector filter or Vref output	O
	23		MUTE	I2C bus data	I/O
	24		VDD	Supply	S
	25		SCL	I2C bus clock	I
	26		SDA	I2C bus data	I/O
	27		DC_ERR / LMOUT	DC offset detector output or Level meter output	O
	28		WIN_IN / Beep	DC offset detector input or Beep input (Mono Single-Ended input)	I

8/46	Doc ID 13698 Rev 4

TDA7719	Electrical specifications

3 Electrical specifications

3.1Thermal data

Table 3.	Thermal data
Symbol		Description	Value	Unit
Rth-j amb		Thermal resistance junction to ambient	114	°C/W

3.2Absolute maximum ratings

Table 4.	Absolute maximum ratings
Symbol		Parameter	Value	Unit
VS		Operating supply voltage	10.5	V
Vin_max		Maximum voltage for signal input pins	7	V
Tamb		Operating ambient temperature	-40 to 85	°C
Tstg		Storage temperature range	-55 to 150	°C

3.3Electrical characteristics

VS = 8.5 V; Tamb= -40 to 85 °C; RL= 10 kΩ; all gains = 0 dB; f = 1 kHz; unless otherwise

	specified
Table 5.	Electrical characteristics
Symbol	Parameter	Test condition	Min.	Typ.	Max.	Unit
Supply
Vs	Supply voltage		7.5	8.5	10	V
Is	Supply current			35		mA
Input selector
R	Input resistance	All single ended inputs(1)	70	100	130	kΩ
in
VCL	Clipping level	Input gain = 0 dB		2		VRMS
SIN	Input separation			100		dB
Differential stereo inputs
Rin	Input resistance	Differential	70	100	130	kΩ
CMRR1	Common mode rejection ratio	VCM=1 VRMS@ 1 kHz	46	60		dB
	for main source	VCM=1 VRMS@ 10 kHz	46	60		dB
CMRR2	Common mode rejection ratio	VCM=1 VRMS@ 1 kHz	46	60		dB
	for 2nd source
eNo	Output noise @ speaker	20 Hz-20 kHz, A-weighted;		12		µV
	outputs	all stages 0dB

Doc ID 13698 Rev 4

9/46

	Electrical specifications						TDA7719
	Table 5.	Electrical characteristics (continued)
	Symbol	Parameter	Test condition	Min.	Typ.	Max.	Unit
	Loudness control
	AMAX	Max attenuation			15		dB
	ASTEP	Step resolution			1		dB
			fP1		400		Hz
	fPeak	Peak frequency	fP2		800		Hz
			fP3		2400		Hz
	Volume control
	GMAX	Max gain			15		dB
	AMAX	Max attenuation			-15		dB
	ASTEP	Step resolution		0.5	1	1.5	dB
	EA	Attenuation set error		-0.75	0	+0.75	dB
	ET	Tracking error				2	dB
	VDC	DC steps	Adjacent attenuation steps		0.1	3	mV
			From 0 dB to GMIN		0.5	5	mV
	Soft mute
	AMUTE	Mute attenuation		80	100		dB
			T1		0.48		ms
	TD	Delay time	T2		0.96		ms
			T3		8		ms
			T4		16		ms
	VTH Low	Low threshold for SM pin				1	V
	VTH High	High threshold for SM pin		2.5			V
	RPU	Internal pull-up resistor		32	45	58	kΩ
	VPU	Internal pull-up Voltage			3.3		V
	Bass control
			fC1	54	60	66	Hz
	Fc	Center frequency	fC2	72	80	88	Hz
			fC3	90	100	110	Hz
			fC4	180	200	220	Hz
			Q1	0.9	1	1.1
	QBASS	Quality factor	Q2	1.1	1.25	1.4
			Q3	1.3	1.5	1.7
			Q4	1.8	2	2.2
	CRANGE	Control range		±14	±15	±16	dB
	ASTEP	Step resolution		0.5	1	1.5	dB
	DCGAIN	Bass-DC-gain	DC = off	-1	0	+1	dB
			DC = on, Gain = ±15 dB		±4.4		dB

10/46

Doc ID 13698 Rev 4

	TDA7719				Electrical specifications
	Table 5.	Electrical characteristics (continued)
	Symbol	Parameter	Test condition	Min.	Typ.	Max.	Unit
	Middle control
	CRANGE	Control range		±14	±15	±16	dB
	ASTEP	Step resolution		0.5	1	1.5	dB
			fC1	400	500	600	Hz
	fc	Center frequency	fC2	0.8	1	1.2	kHz
			fC3	1.2	1.5	1.8	kHz
			fC4	2	2.5	3	kHz
			Q1	0.45	0.5	0.55
	QBASS	Quality factor	Q2	0.65	0.75	0.85
			Q3	0.9	1	1.1
			Q4	1.1	1.25	1.4
	Treble control
	CRANGE	Clipping level		±14	±15	±16	dB
	ASTEP	Step resolution		0.5	1	1.5	dB
			fC1	8	10	12	kHz
	fc	Center frequency	fC2	10	12.5	15	kHz
			fC3	12	15	18	kHz
			fC4	14	17.5	21	kHz
	Speaker attenuators
	AMIN	Min attenuation		-1	0	1	dB
	AMAX	Max attenuation		-89	-79	-69	dB
	ASTEP	Step resolution		0.5	1	1.5	dB
	AMUTE	Mute attenuation		80	90		dB
	EE	Attenuation set error				2	dB
	VDC	DC steps	Adjacent attenuation steps		0.1	5	mV
	Audio outputs
	VCL	Clipping level	d = 0.3%; Byte8_D6=1	2			VRMS
			d = 1%; Byte8_D6=0	2.2			VRMS
	ROUT	Output impedance			30	100	Ω
	RL	Output load resistance		2			kΩ
	CL	Output load capacitor				10	nF
	VDC	DC voltage level		3.8	4.0	4.2	V
	Subwoofer attenuator
	GMAX	Max gain		14	15	16	dB
	AMAX	Max attenuation		-83	-79	-75	dB
	ASTEP	Step resolution		0.5	1	1.5	dB
	AMUTE	Mute attenuation		80	90		dB
	EE	Attenuation set error				2	dB

Doc ID 13698 Rev 4

11/46

Electrical specifications						TDA7719
Table 5.	Electrical characteristics (continued)
Symbol	Parameter	Test condition	Min.	Typ.	Max.	Unit
VDC	DC steps	Adjacent attenuation steps		0.1	5	mV
Subwoofer lowpass
		fLP1	72	80	88	Hz
fLP	Lowpass corner frequency	fLP2	108	120	132	Hz
		fLP3	144	160	176	Hz
DC offset detection circuit
		V1		±25		mV
Vth	Zero comp window size	V2		±50		mV
		V3		±75		mV
		V4		±100		mV
				11		µs
tsp	Max rejected spike length			22		µs
				33		µs
				44		µs
ICHDCErr	DCErr charge current			5		µA
IDISDCErr	DCErr discharge current			5		mA
VOutH	DCErr high volotage			3.3		V
VOutH	DCErr low voltage			100		mV
Level meter
Vout	Output voltage range		0		3.3	V
VLEVEL	Output level	Vin = 1 Vrms		1.6		V
		Vin = AC grounded		0		V
TDEL	Analog output delay time			2		µs
General
		BW = 20 Hz to 20 kHz		12		µV
		A-Weighted, all gain = 0 dB
eNO	Output noise
		BW = 20 Hz - 20 kHz		6		µV
		A-Weighted, output muted
S/N	Signal to noise ratio	all gain = 0 dB, A-weighted;		104		dB
		Vo = 2 VRMS
D	Distortion	VIN =1 VRMS; all stages 0dB		0.01		%
SC	Channel separation left/right			90		dB

1. When DC offset detector is not used, the impedance of mono single-ended input is 50 kΩ instead of 100 kΩ.

12/46

Doc ID 13698 Rev 4

TDA7719	Description

4 Description

4.1Input configuration

4.1.1Front and rear selector

The input stage (Main source and 2nd source) is configurable to adapt to different application. There are 7 different configurations which provide different input structure and different number of input sources as shown below.

●4 x QD,

●2 x QD + 3 x SE,

●1 x QD + 5 x SE,

●1 x QD + 3 x SE + 2 x MD,

●3 x QD + 1 x FD,

●3 x QD + 2 x SE,

●1 x QD + 2 x SE + 1 x FD + 1 x MD,

●1 x QD + 3 x SE + 1 x FD

Note:

QD = Quasi-Differential, SE = Single-ended input, FD = Full Differential, MD = mono

Differential

The configuration of the input stage is controlled by ‘Input Configuration’ bits in I2C control

table (Byte0 Bit5~Bit7). The table below shows the configuration of input pins in different

configurations.

Table 6.

Input pin configuration

Configuration bits (Byte0 Bit7~Bit5)

Pin

Pin name

"000"

"001"

"010"

"011"

"100"

"101"

"110"

"111"

CFG0

CFG1

CFG2

CFG3

CFG4

CFG5

CFG6

CFG7

1

QD1L_SE1L

QD1L

SE1L

SE1L

SE1L

QD1L

QD1L

MD3+

SE1L

_MD3+

IN0

IN0

IN0

IN7

IN0

2

QD1R_SE1R

QD1R

IN0

SE1R

SE1R

SE1R

QD1R

IN0

QD1R

IN0

MD3-

SE1R

_MD3-

3

QD1G_SE2L

QD1G

SE2L

IN4

SE2L

IN4

SE2L

IN4

QD1G

QD1G

SE2L

IN4

SE2L

IN4

4

QD2G_SE2R

QD2G

SE2R

SE2R

SE2R

QD2G

QD2G

SE2R

SE2R

5

QD2L_SE3L

QD2L

IN1

SE3L

IN1

SE3L

IN1

SE3L

IN1

QD2L

IN1

QD2L

IN1

SE3L

IN1

SE3L

IN1

6

QD2R_SE3R

QD2R

SE3R

SE3R

SE3R

QD2R

QD2R

SE3R

SE3R

7

QD3L

QD3L

QD3L

QD3L

QD3L

QD3L

QD3L

QD3L

QD3L

8

QD3G

QD3G

IN2

QD3G

IN2

QD3G

IN2

QD3G

IN2

QD3G

IN2

QD3G

IN2

QD3G

IN2

QD3G

IN2

9

QD3R

QD3R

QD3R

QD3R

QD3R

QD3R

QD3R

QD3R

QD3R

10

QD4L_FD4+

QD4L

QD4L

SE4L

MD1+

FD4L+

SE4L

FD4L+

FD4L+

_SE4L_MD1+

IN5

IN3

IN5

11

QD4G_FD4L

QD4G

QD4G

SE4R

MD1-

FD4L-

SE4R

FD4L-

FD4L-

_SE4R_MD1-

IN3

IN3

IN3

IN3

IN3

12

QD4G_FD4R_S

QD4G

QD4G

SE5L

MD2-

FD4R-

SE5L

FD4R-

FD4R-

E5L_MD2-

IN6

IN3

IN6

13

QD4R_FD4R+_

QD4R

QD4R

SE5R

MD2+

FD4R

SE5R

FD4R+

FD4R+

SE5R_MD2+

+

Doc ID 13698 Rev 4

13/46

Description	TDA7719

With different input configuration, the input source can be selected with input selector (Byte0/1 Bit0~Bit2). The following matrix defines the selector configuration of different input sources dependant on the configuration bits.

	Table 7.	Selector configuration matrix
	Selector Bits		000	001	010	011	100	101	110	111
	(Byte0/1
			IN0	IN1	IN2	IN3	IN4	IN5	IN6	IN7
	Bit2~Bit0)
	CFG0		QD1	QD2	QD3	QD4	NA	NA	NA	NA
	CFG1		SE1	SE3	QD3	QD4	SE2	NA	NA	NA
	CFG2		SE1	SE3	QD3	NA	SE2	SE4	SE5	NA
	CFG3		SE1	SE3	QD3	MD1/2	SE2	NA	NA	NA
	CFG4		QD1	QD2	QD3	FD	NA	NA	NA	NA
	CFG5		QD1	QD2	QD3	NA	NA	SE4	SE5	NA
	CFG6		NA	SE3	QD3	FD	SE2	NA	NA	MD3
	CFG7		SE1	SE3	QD3	FD	SE2	NA	NA	NA
Note:	In each configuration, only the light grey cells are allowed. The dark grey cells are not
	allowed.
	MD1/MD2 selection is defined by extra bit – ‘MD1/2 selection’ in I2C control table (Bit3 of

Byte0/1).

The input stage can be configured to 0dB or 3dB gain with I2C bus. The 0dB configuration allows up to 2Vrms input signal level, while with 3dB gain, the internal signal will start to clip when input signal level is higher than 1.414Vrms.

The Pin10~Pin13 can be configured as full differential input stage or quasi-differential input. When it is configured as quasi-differential input, both Pin11 and Pin12 are used as the QD common input pins. These two pins must be connected together externally in application. In this case the input impedance of QD4 common is reduced to 50kΩ (half of QD4 left and right input). The diagram below shows both QD and FD configuration of QD4/FD4.

14/46

Doc ID 13698 Rev 4