L6388E
High-voltage high and low side driver
Features
■High-voltage rail up to 600 V
■dV/dt immunity ±50 V/nsec in full temperature range
■Driver current capability:
–400 mA source
–650 mA sink
DIP-8 |
SO-8 |
Description
■Switching times 70/40 nsec rise/fall with 1nF load
■3.3 V, 5 V, 15 V CMOS/TTL input comparators with hysteresis and pull-down
■Internal bootstrap diode
■Outputs in phase with inputs
■Dead time and interlocking function
The L6388E is a high-voltage device, manufactured with the BCD™ “offline” technology.
It has a driver structure that enables the driving of independent referenced n channel Power MOSFETs or IGBTs. The high side (floating) section is enabled to work with voltage rail up to 600 V.
The logic inputs are CMOS/TTL compatible to ease the interfacing with controlling devices.
|
|
BOOTSTRAP DRIVER |
|
|
|
8 |
Vboot |
|
|
|
|
|
|
||
VCC |
|
|
|
|
|
|
Cboot |
3 |
UV |
UV |
|
|
HVG |
H.V. |
|
|
|
|
|
|
|||
|
|
DETECTION |
DETECTION |
R |
|
|
|
|
|
|
DRIVER |
HVG |
|||
|
|
LOGIC |
|
|
|
||
|
|
|
R |
|
|
||
|
|
|
|
|
7 |
|
|
|
2 |
|
|
S |
|
|
|
HIN |
|
LEVEL |
|
|
OUT |
||
|
|
|
|
|
|||
|
SHOOT |
SHIFTER |
|
|
|
||
|
|
|
|
6 |
TO LOAD |
||
|
|
THROUGH |
|
|
|
||
|
|
PREVENTION |
|
|
|
VCC |
|
|
|
|
|
|
|
|
|
LIN |
1 |
|
|
|
|
5 |
LVG |
|
|
|
|
|
|
|
|
|
|
|
|
|
LVG |
4 |
GND |
|
|
|
|
|
DRIVER |
||
|
|
|
|
|
|
|
February 2012 |
Doc ID 13991 Rev 2 |
1/19 |
www.st.com
Contents |
L6388E |
|
|
Contents
1 |
Electrical data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . |
. 3 |
|
|
1.1 |
Absolute maximum ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . |
3 |
|
1.2 |
Thermal data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . |
3 |
|
1.3 |
Recommended operating conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . |
3 |
2 |
Pin connection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . |
4 |
|
3 |
Electrical characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . |
5 |
|
|
3.1 |
AC operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . |
5 |
|
3.2 |
DC operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . |
5 |
4 |
Waveform definitions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . |
7 |
|
5 |
Input logic . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . |
8 |
|
6 |
Bootstrap driver . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . |
8 |
|
|
6.1 |
CBOOT selection and charging . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . |
8 |
7 |
Typical characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . |
11 |
|
8 |
Package mechanical data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . |
13 |
|
9 |
Order codes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . |
17 |
|
10 |
Revision history . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . |
18 |
2/19 |
Doc ID 13991 Rev 2 |
L6388E |
Electrical data |
|
|
1.1Absolute maximum ratings
|
Table 1. |
Absolute maximum ratings |
|
|
|
|
|
Symbol |
Parameter |
Value |
|
Unit |
|
|
|
|
|
|||
|
Min. |
|
Max. |
|||
|
|
|
|
|
||
|
|
|
|
|
|
|
|
Vout |
Output voltage |
Vboot -18 |
|
Vboot |
V |
|
Vcc |
Supply voltage |
- 0.3 |
|
18 |
V |
|
Vboot |
Floating supply voltage |
- 0.3 |
|
618 |
V |
|
Vhvg |
High side gate output voltage |
Vout -0.3 |
|
Vboot |
V |
|
Vlvg |
Low side gate output voltage |
-0.3 |
|
Vcc +0.3 |
V |
|
Vi |
Logic input voltage |
-0.3 |
|
Vcc +0.3 |
V |
|
dVout/dt |
Allowed output slew rate |
|
|
50 |
V/ns |
|
Ptot |
Total power dissipation (TJ = 85 °C) |
750 |
|
750 |
mW |
|
Tj |
Junction temperature |
150 |
|
150 |
°C |
|
Ts |
Storage temperature |
-50 |
|
150 |
°C |
Note: |
ESD immunity for pins 6, 7, and 8 is guaranteed up to 900 V (human body model). |
|
1.2Thermal data
Table 2. |
Thermal data |
|
|
|
Symbol |
Parameter |
SO-8 |
DIP-8 |
Unit |
|
|
|
|
|
Rth(JA) |
Thermal resistance junction to ambient |
150 |
100 |
°C/W |
1.3Recommended operating conditions
Table 3. |
Recommended operating conditions |
|
|
|
|
||
Symbol |
Pin |
Parameter |
Test condition |
Min. |
Typ. |
Max. |
Unit |
|
|
|
|
|
|
|
|
Vout |
6 |
Output voltage |
|
(1) |
|
580 |
V |
|
|
|
|||||
(2) |
8 |
Floating supply voltage |
|
(1) |
|
17 |
V |
VBS |
|
|
|
||||
fsw |
|
Switching frequency |
HVG, LVG load CL = 1 nF |
|
|
400 |
kHz |
Vcc |
3 |
Supply voltage |
|
|
|
17 |
V |
TJ |
|
Junction temperature |
|
-45 |
|
125 |
°C |
|
|
|
|
|
|
|
|
1.If the condition Vboot - Vout < 18 V is guaranteed, Vout can range from -3 to 580 V.
2.VBS = Vboot - Vout.
Doc ID 13991 Rev 2 |
3/19 |
Pin connection |
L6388E |
|
|
LIN |
1 |
8 |
Vboot |
HIN |
2 |
7 |
HVG |
VCC |
3 |
6 |
OUT |
GND |
4 |
5 |
LVG |
|
|
D97IN517A |
|
|
|
|
|
Table 4. |
Pin description |
||
N° |
Pin |
Type |
Function |
|
|
|
|
1 |
LIN |
I |
Low side driver logic input |
|
|
|
|
2 |
HIN |
I |
High side driver logic input |
|
|
|
|
3 |
Vcc |
|
Low-voltage power supply |
4 |
GND |
|
Ground |
|
|
|
|
5 |
LVG (1) |
O |
Low side driver output |
6 |
OUT |
O |
High side driver floating reference |
|
|
|
|
7 |
HVG (1) |
O |
High side driver output |
8 |
Vboot |
|
Bootstrap supply voltage |
1.The circuit guarantees 0.3 V maximum on the pin (@ Isink = 10mA). This allows the omission of the “bleeder” resistor connected between the gate and the source of the external MOSFET normally used to hold the pin low.
4/19 |
Doc ID 13991 Rev 2 |
L6388E |
Electrical characteristics |
|
|
(VCC = 15 V; TJ = 25 °C).
Table 5. |
AC operation electrical characteristics |
|
|
|
|
||
Symbol |
Pin |
Parameter |
Test condition |
Min. |
Typ. |
Max. |
Unit |
|
|
|
|
|
|
|
|
ton |
|
High/low side driver turn-on |
Vout = 0 V |
|
225 |
300 |
ns |
1 vs. 5 |
propagation delay |
|
|||||
|
|
|
|
|
|
||
|
2 vs. 7 |
|
|
|
|
|
|
toff |
High/low side driver turn-off |
Vout = 0 V |
|
160 |
220 |
ns |
|
|
propagation delay |
|
|||||
tr |
5, 7 |
Rise time |
CL = 1000 pF |
|
70 |
100 |
ns |
tf |
5, 7 |
Fall time |
CL = 1000 pF |
|
40 |
80 |
ns |
DT |
5, 7 |
Dead time |
|
220 |
320 |
420 |
ns |
|
|
|
|
|
|
|
|
Table 6. |
DC operation electrical characteristics |
|
|
|
|
||
Symbol |
Pin |
Parameter |
Test condition |
Min. |
Typ. |
Max. |
Unit |
|
|
|
|
|
|
|
|
Low supply voltage section |
|
|
|
|
|
||
|
|
|
|
|
|
|
|
Vccth1 |
|
Vcc UV turn-on threshold |
|
9.1 |
9.6 |
10.1 |
V |
Vccth2 |
|
Vcc UV turn-off threshold |
|
7.9 |
8.3 |
8.8 |
V |
Vcchys |
|
Vcc UV hysteresis |
|
0.9 |
|
|
V |
Iqccu |
3 |
Undervoltage quiescent |
Vcc ≤ 9 V |
|
250 |
330 |
µA |
|
supply current |
|
|||||
Iqcc |
|
Quiescent current |
Vcc = 15 V |
|
350 |
450 |
µA |
RDS(on) |
|
Bootstrap driver on |
Vcc ≥ 12.5 V |
|
125 |
|
Ω |
|
resistance (1) |
|
|
||||
Bootstrapped supply voltage section |
|
|
|
|
|
||
|
|
|
|
|
|
|
|
VBSth1 |
|
VBS UV turn-on threshold |
|
8.5 |
9.5 |
10.5 |
V |
VBSth2 |
|
VBS UV turn-off threshold |
|
7.2 |
8.2 |
9.2 |
V |
VBShys |
8 |
VBS UV hysteresis |
|
0.9 |
|
|
V |
IQBS |
|
VBS quiescent current |
HVG ON |
|
|
250 |
µA |
ILK |
|
High-voltage leakage current |
Vhvg = Vout = |
|
|
10 |
µA |
|
Vboot = 600 V |
|
|
||||
|
|
|
|
|
|
|
Doc ID 13991 Rev 2 |
5/19 |
Electrical characteristics |
|
|
|
|
|
L6388E |
|||
|
|
|
|
|
|
|
|
|
|
|
Table 6. |
DC operation electrical characteristics (continued) |
|
|
|
|
|||
|
|
|
|
|
|
|
|
|
|
|
Symbol |
Pin |
Parameter |
Test condition |
Min. |
Typ. |
Max. |
|
Unit |
|
|
|
|
|
|
|
|
|
|
|
High/low side driver |
|
|
|
|
|
|
||
|
|
|
|
|
|
|
|
|
|
|
Iso |
5,7 |
Source short-circuit current |
VIN = Vih (tp < 10 s) |
300 |
400 |
|
|
mA |
|
Isi |
Sink short-circuit current |
VIN = Vil (tp < 10 s) |
500 |
650 |
|
|
mA |
|
|
|
|
|
||||||
|
Logic inputs |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Vil |
|
Low logic level input voltage |
|
|
|
1.1 |
|
V |
|
Vih |
1, 2 |
High logic level input voltage |
|
1.8 |
|
|
|
V |
|
Iih |
High logic level input current |
VIN = 15 V |
|
20 |
70 |
|
A |
|
|
|
|
|
||||||
|
Iil |
|
Low logic level input current |
VIN = 0 V |
-1 |
|
|
|
A |
1. RDS(on) is tested in the following way:
RDSON |
(VCC – VCBOOT1) – (VCC – VCBOOT2) |
|
= ------ |
(--V----CC-------,V--------CBOOT-----------------1----)---–----I--2----(--V-----CC------,V------CBOOT2----------------------) |
|
|
I1 |
where I1 is pin 8 current when VCBOOT = VCBOOT1, I2 when VCBOOT = VCBOOT2.
6/19 |
Doc ID 13991 Rev 2 |