L6386AD
High-voltage high and low side driver
Features
■High voltage rail up to 600 V
■dV/dt immunity ±50 V/nsec in full temperature range
■Driver current capability:
–400 mA source,
–650 mA sink
■Switching times 50/30 nsec rise/fall with 1nF load
■CMOS/TTL Schmitt trigger inputs with hysteresis and pull down
■Under voltage lock out on lower and upper driving section
■Integrated bootstrap diode
■Outputs in phase with inputs
SO-14
Description
The L6386AD is an high-voltage device, manufactured with the BCD "OFF-LINE" technology. It has a driver structure that enables to drive independent referenced Channel Power MOS or IGBT. The high-side (floating) section is enabled to work with voltage rail up to 600 V. The Logic Inputs are CMOS/TTL compatible for ease of interfacing with controlling devices.
|
|
BOOTSTRAP DRIVER |
|
|
Vboot |
|
|
|
|
|
|
||
|
|
|
|
14 |
CBOOT |
|
VCC |
UV |
UV |
|
|
||
|
HVG |
H.V. |
||||
4 |
DETECTION |
DETECTION |
R |
|
||
DRIVER |
HVG |
|||||
|
|
|
|
|||
|
|
|
R |
|
||
|
|
|
13 |
|
||
3 |
|
|
S |
|
||
|
LEVEL |
|
OUT |
|||
HIN |
|
|
|
|||
|
SHIFTER |
|
|
|||
|
|
|
12 |
|
||
|
|
|
|
TO LOAD |
||
|
|
LOGIC |
|
VCC |
|
|
2 |
|
|
|
LVG |
||
|
|
|
|
|||
SD |
|
|
|
9 |
|
|
|
|
|
|
|
||
|
|
|
|
LVG |
PGND |
|
|
|
|
|
DRIVER |
||
|
|
|
|
|
||
1 |
|
|
|
8 |
|
|
LIN |
|
|
|
|
DIAG |
|
|
|
VREF |
- |
5 |
||
|
|
|
||||
SGND |
|
|
+ |
|
|
|
|
|
|
|
|
||
7 |
|
|
|
6 |
CIN |
|
|
|
|
|
D97IN520D |
|
|
July 2008 |
|
Rev 1 |
|
|
1/17 |
|
|
|
|
|
|
www.st.com |
Contents |
L6386AD |
|
|
Contents
1 |
Electrical data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . |
. 3 |
|
|
1.1 |
Absolute maximum ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . |
3 |
|
1.2 |
Thermal data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . |
3 |
|
1.3 |
Recommended operating conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . |
3 |
2 |
Pin connection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . |
4 |
|
3 |
Electrical characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . |
5 |
|
|
3.1 |
AC operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . |
5 |
|
3.2 |
DC operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . |
5 |
|
3.3 |
Timing diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . |
7 |
4 |
Bootstrap driver . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . |
8 |
|
|
4.1 |
CBOOT selection and charging . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . |
8 |
5 |
Typical characteristic . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . |
10 |
|
6 |
Package mechanical data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . |
13 |
|
7 |
Order codes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . |
15 |
|
8 |
Revision history . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . |
16 |
2/17
L6386AD |
Electrical data |
|
|
1.1Absolute maximum ratings
|
Table 1. |
Absolute maximum ratings |
|
|
|
|
Symbol |
Parameter |
Value |
|
Unit |
|
|
|
|
|
|
|
Vout |
Output voltage |
-3 to Vboot - 18 |
|
V |
|
Vcc |
Supply voltage |
- 0.3 to +18 |
|
V |
|
Vboot |
Floating supply voltage |
-1 to 618 |
|
V |
|
Vhvg |
High-side gate output voltage |
- 1 to Vboot |
|
V |
|
Vlvg |
Low-side gate output voltage |
-0.3 to Vcc +0.3 |
|
V |
|
Vi |
Logic input voltage |
-0.3 to Vcc +0.3 |
|
V |
|
Vdiag |
Open drain forced voltage |
-0.3 to Vcc +0.3 |
|
V |
|
Vcin |
Comparator input voltage |
-0.3 to 10 V |
|
V |
|
dVout/dt |
Allowed output slew rate |
50 |
|
V/ns |
|
Ptot |
Total power dissipation (TJ = 85 °C) |
750 |
|
mW |
|
Tj |
Junction temperature |
150 |
|
°C |
|
Tstg |
Storage temperature |
-50 to 150 |
|
°C |
Note: |
ESD immunity for pins 12, 13 and 14 is guaranteed up to 900V (Human Body Model) |
|
1.2Thermal data
Table 2. |
Thermal data |
|
|
Symbol |
Parameter |
SO-14 |
Unit |
|
|
|
|
Rth(JA) |
Thermal Resistance Junction to ambient |
165 |
°C/W |
1.3Recommended operating conditions
Table 3. |
Recommended operating conditions |
|
|
|
|
||
Symbol |
Pin |
Parameter |
Test condition |
Min |
Typ |
Max |
Unit |
|
|
|
|
|
|
|
|
Vout |
12 |
Output voltage |
|
(1) |
|
580 |
V |
|
|
|
|||||
(2) |
14 |
Floating supply voltage |
|
(1) |
|
17 |
V |
VBS |
|
|
|
||||
fsw |
|
Switching frequency |
HVG,LVG load CL = 1 nF |
|
|
400 |
kHz |
Vcc |
4 |
Supply voltage |
|
|
|
17 |
V |
TJ |
|
Junction temperature |
|
-45 |
|
125 |
°C |
|
|
|
|
|
|
|
|
1.If the condition Vboot - Vout < 18 V is guaranteed, Vout can range from -3 to 580 V
2.VBS = Vboot - Vout
3/17
Pin connection |
L6386AD |
|
|
LIN |
1 |
14 |
Vboot |
SD |
2 |
13 |
HVG |
HIN |
3 |
12 |
OUT |
VCC |
4 |
11 |
N.C. |
DIAG |
5 |
10 |
N.C. |
CIN |
6 |
9 |
LVG |
SGND |
7 |
8 |
PGND |
|
|
D97IN521A |
|
Table 4. |
Pin description |
||
N° |
Pin |
Type |
Function |
|
|
|
|
1 |
LIN |
I |
Low-side driver logic input |
|
|
|
|
2 |
SD(1) |
I |
Shut down logic input |
3 |
HIN |
I |
High-side driver logic input |
|
|
|
|
4 |
VCC |
|
Low voltage supply |
5 |
DIAG |
O |
Open drain diagnostic output |
|
|
|
|
6 |
CIN |
I |
Comparator input |
|
|
|
|
7 |
SGND |
|
Ground |
|
|
|
|
8 |
PGND |
|
Power ground |
|
|
|
|
9 |
LVG (1) |
O |
Low-side driver output |
10, 11 |
N.C. |
|
Not connected |
|
|
|
|
12 |
OUT |
O |
High-side driver floating driver |
|
|
|
|
13 |
HVG (1) |
O |
High-side driver output |
14 |
Vboot |
|
Bootstrapped supply voltage |
1.The circuit guarantees 0.3V maximum on the pin (@ Isink = 10 mA), with VCC >3V. This allows to omit the "bleeder" resistor connected between the gate and the source of the external MOSFET normally used to hold the pin low; the gate driver assures low impedance also in SD condition.
4/17
L6386AD |
Electrical characteristics |
|
|
Table 5. |
AC operation electrical characteristcs (VCC = 15 V; TJ = 25 °C) |
|
|
|||||
Symbol |
Pin |
Parameter |
Test condition |
Min |
Typ |
|
Max |
Unit |
|
|
|
|
|
|
|
|
|
ton |
|
High/low-side driver turn-on |
|
|
110 |
|
150 |
ns |
1,3 vs |
propagation delay |
|
|
|
||||
|
|
|
|
|
|
|
||
toff |
9,13 |
High/low-side driver turn-off |
Vout = 0 V |
|
110 |
|
150 |
ns |
|
|
|
||||||
|
propagation delay |
|
|
|||||
tsd |
2 vs |
Shut down to high/low side |
|
|
105 |
|
150 |
|
9,13 |
propagation delay |
|
|
|
|
|||
tr |
9, 13 |
Rise time |
CL = 1000 pF |
|
50 |
|
|
ns |
tf |
Fall time |
CL = 1000 pF |
|
30 |
|
|
ns |
|
|
|
|
|
Table 6. |
DC operation electrical characteristcs (VCC = 15 V; TJ = 25 °C) |
|
|
|||||
Symbol |
Pin |
Parameter |
Test condition |
Min |
Typ |
|
Max |
Unit |
|
|
|
|
|
|
|
|
|
Low supply voltage section |
|
|
|
|
|
|
||
|
|
|
|
|
|
|
|
|
Vccth1 |
|
Vcc UV turn on threshold |
|
9.1 |
9.6 |
|
10.1 |
V |
Vccth2 |
|
Vcc UV turn off threshold |
|
7.9 |
8.3 |
|
8.8 |
V |
Vcchys |
4 |
Vcc UV hysteresis |
|
|
1.3 |
|
|
V |
Iqccu |
|
Undervoltage quiescent |
Vcc ≤9 V |
|
200 |
|
|
µA |
|
supply current |
|
|
|
||||
Iqcc |
|
Quiescent current |
Vcc = 15 V |
|
250 |
|
320 |
µA |
Bootstrapped supply section |
|
|
|
|
|
|
||
|
|
|
|
|
|
|
|
|
Vbth1 |
|
Vboot UV turn on threshold |
|
8.5 |
9.5 |
|
10.5 |
V |
Vbth2 |
|
Vboot UV turn off threshold |
|
7.2 |
8.2 |
|
9.2 |
V |
Vbhys |
14 |
Vboot UV hysteresis |
|
|
1.3 |
|
|
V |
Iqboot |
|
Vboot quiescent current |
HVG ON |
|
|
|
200 |
µA |
Ilk |
|
High voltage leakage current |
Vhvg = Vout = Vboot |
|
|
|
10 |
µA |
|
= 600 V |
|
|
|
||||
RDS(on) |
|
Bootstrap driver on |
Vcc ≥ 12.5 V; |
|
125 |
|
|
Ω |
|
resistance (1) |
Vin = 0 V |
|
|
|
5/17
Electrical characteristics |
|
|
|
|
L6386AD |
|||
|
|
|
|
|
|
|
|
|
|
Table 6. |
DC operation electrical characteristcs (continued)(VCC = 15 V; TJ = 25 °C) |
||||||
|
Symbol |
Pin |
Parameter |
Test condition |
Min |
Typ |
Max |
Unit |
|
|
|
|
|
|
|
|
|
|
Driving buffers section |
|
|
|
|
|
||
|
|
|
|
|
|
|
|
|
|
Iso |
9, |
High/low side source short |
VIN = Vih (tp < 10 s) |
300 |
400 |
|
mA |
|
13 |
circuit current |
|
|||||
|
Isi |
9, |
High/low side sink short |
VIN = Vil (tp < 10 s) |
500 |
650 |
|
mA |
|
13 |
circuit current |
|
|||||
|
Logic inputs |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Vil |
|
Low level logic voltage |
|
|
|
1.5 |
V |
|
Vih |
1,2, |
High level logic voltage |
|
3.6 |
|
|
V |
|
Iih |
3 |
High level logic input current |
VIN = 15 V |
|
50 |
70 |
A |
|
Iil |
|
Low level logic input current |
VIN = 0 V |
|
|
1 |
A |
|
Sense comparator |
|
|
|
|
|
||
|
|
|
|
|
|
|
|
|
|
Vio |
|
Input offset voltage |
|
-10 |
|
10 |
mV |
|
Iio |
6 |
Input bias current |
Vcin ≥ 0.5 |
|
0.2 |
|
A |
|
Vol |
2 |
Open drain low level output |
Iod = -2.5 mA |
|
|
0.8 |
V |
|
voltage |
|
|
|||||
|
Vref |
|
Comparator reference |
|
0.46 |
0.50 |
0.54 |
V |
|
|
voltage |
|
1. RDS(on) is tested in the following way:
RDSON |
= |
(VCC – VCBOOT1) – (VCC – VCBOOT2) |
||
I----------1 |
(V-----------------CC,VCBOOT1----------------------------------) – I2(-----------------VCC,V-----------------CBOOT2-------) |
|||
|
|
where I1 is pin 14 current when VCBOOT = VCBOOT1, I2 when VCBOOT = VCBOOT2
6/17