5.1V TO 40V OUTPUT VOLTAGE RANGE
0 TO 90% DUTY CYCLE RANGE
INTERNAL FEED-FORWARD LINE REGULA-
TION
INTERNAL CURRENT LIMITING
PRECISE 5.1V ± 2% ON CHIP REFERENCE
RESET AND POWER FAIL FUNCTIONS
SOFT START
INPUT/OUTPUT SYNC PIN
UNDER VOLTAGE LOCK OUT WITH HYS-
TERETIC TURN-ON
PWM LATCH FOR SINGLE PULSE PER PE-
RIOD
VERY HIGH EFFICIENCY
SWITCHING FREQUENCY UP TO 500KHz
THERMAL SHUTDOWN
CONTINUOUS MODE OPERATION
DESCRIPTION
The L4970A is a stepdown monolithic power
switching regulator delivering 10A at a voltage
variable from 5.1 to 40V.
BLOCK DIAGRAM
MULTIPOWER BCD TECHNOLOGY
Multiwatt15V
ORDERING NUMBER:
Realized with BCD mixed technology, the device
uses a DMOS output transistor to obtain very high
efficiency and very fast switching times. F eatures
of the L4970A include reset and power fail for microprocessors, feed forward line regulation, soft
start, limiting current and thermal protection. The
device is mounted in a 15-lead multiwatt plastic
power package and requires few external components. Efficient operation at switching frequencies
up to 500KHz allows reduction in the size and
cost of external filter components.
L4970A
June 2000
This is advanced information on a new product now in development or undergoing evaluation. Details are subject to change without notice.
1/21
L4970A
ABSOLUTE MAXIMUM RATINGS
SymbolParameterValueUnit
Input Voltage55V
Input Operating Voltage50V
Output DC Voltage
Output Peak Voltage at t = 0.1µs f = 200KHz
-1
-7
Maximum Output CurrentInternally Limited
Bootstrap Voltage
Bootstrap Operating Voltage
V
65
+ 15
9
Input Voltage at Pins 3, 1212V
Reset Output Voltage50V
Reset Output Sink Current50mA
Input Voltage at Pin 5, 10, 11, 137V
Reset Delay Sink Current30mA
Error Amplifier Output Sink Current1A
Soft Start Sink Current30mA
Total Power Dissipation at T
< 120°C30W
case
Junction and Storage Temperature-40 to 150°C
, V
V
5
V
9
V
9
V
7
I
7
V
6
, V
V
3
12
V
4
I
4
10, V11, V13
I
5
I
10
I
12
P
tot
, T
T
j
stg
V
V
V
V
PIN CONNECTION
(Top view)
THERMAL DATA
SymbolParameterValueUnit
R
th j-case
R
th j-amb
Thermal Resistance Junction-case max
Thermal Resistance Junction-ambient max
1
35
°C/W
°C/W
2/21
PIN FUNCTIONS
o
N
1OSCILLATORR
2OSCILLATORC
3RESET INPUTInput of Power Fail Circuit. The threshold is 5.1V. It may be connected via a
4RESET OUTOpen Collector Reset/power Fail Signal Output. This output is high when the
11FEEDBACK INPUTThe Feedback Terminal of the Regulation Loop. The output is connected
12SOFT STARTSoft Start Time Constant. A capacitor is connected between thi sterminal and
13SYNC INPUTMultiple L4970A are synchronized by connecting pin 13 inputs together or via
14V
15V
NameFunction
. External resistor connected to ground determines the constant charging
osc
ref
start
current of C
. External capacitor connected to ground determines (with R
osc
switching frequency.
divider to the input for power fail function. It must be connected to the pin 14 an
external 30KΩ resistor when power fail signal not required.
supply and the output voltages are safe.
capacitor connected between this terminal and ground determines the
d
reset signal delay time.
boot
drive properly the internal D-MOS transistor.
A series RC network connected between this terminal and ground determines
the regulation loop gain characteristics.
directly to this terminal for 5.1V operation; It is connected via a divider for higher
voltages.
ground to define the soft start time constant.
an external syncr. pulse.
5.1V V
Internal Start-up Circuit to Drive the Power Stage.
.
osc
capacitor connected between this terminal and the output allows to
Device Reference Voltage.
ref
osc
) the
L4970A
CIRCUIT OPERATION
(refer to the block dia-
gram)
The L4970A is a 10A monolithic stepdown switching
regulator working in continuous mode realized in the
new BCD Technology. This technology allows the integration of isolated vertical DMOS power transistors
plus mixed CMO S/Bi polar transis tors.
The device can deliver 10A at an output voltage
adjustable from 5.1V to 40V, and contains diagnostic and control functions that make it particularly suitable for microprocessor based systems.
BLOCK DIAGRAM
The block diagram shows the DMOS power transistor and the PWM control loop. Integrated functions include a reference voltage trimmed to 5.1V
±
2%, soft start, undervoltage lockout, oscillator
with feedforward control, pulse by pulse current
limit, thermal shutdown and finally the reset and
power fail circuit. The reset and power fail circuit
provides an output signal for a microprocessor indicating the status of the system.
Device turn on is around 11V with a typical 1V
hysteresis, this threshold provides a correct voltage for the driving stage of the DMOS gate and
the hysteresis prevents instabilities.
An external bootstrap capacitor charged to 12V
by an internal voltage reference is needed t o provide correct gate drive to t he power DMOS. The
driving circuit is able to source and sink peak currents of around 0.5A to the gate of the DMOS
transistor. A typical switching time of the current
in the DMOS transistor is 50ns. Due to the fast
commutation switching frequencies up to 500kHz
are possible.
The PWM control loop consists of a sawtooth oscillator, error amplifier, comparator, latch and the
output stage. An error signal is produced by comparing the output voltage with the precise 5.1V
2% on chip reference. This error signal is then
compared with the sawtooth oscillator, in order to
generate a fixed frequency pulse width modulated
drive for the output stage. A PWM latch is included to eliminate multiple pulsing within a period even in noisy environments. The gain and
3/21
±
L4970A
Figure 1:
Figure 2:
Feedforward Waveform
Soft Start Function
Figure 3:
4/21
Limiting Current Function
L4970A
stability of the loop can be adjusted by an external RC network connected to the output of the error amplifier. A voltage feedforward control has
been added to the oscillator, this maintains superior line regulation over a wide input voltage
range. Closing the loop directly gives an output
voltage of 5.1V, higher voltages are obtained by
inserting a voltage divider.
At turn on output overcurrents are prevented by
the soft start function (fig. 2). The error amplifier is
initially clamped by an external capacitor Css and
allowed to rise linearly under the charge of an internal constant current source.
Output overload protection is provided by a current limit circuit (fig. 3). The load current is sensed
by an internal metal resistor connected to a comparator. When the load current exceeds a preset
threshold the output of the comparator sets a flip
flop which turns off the power DMOS. The next
clock pulse, from an internal 40kHz oscillator will
reset the flip flop and the power DMOS will again
conduct. This current protection method, ensures
Figure 4:
Reset and Power Fail Functions.
a constant current output when the system is
overloaded or short circuited and limits the
switching frequency, in this condition, to 40kHz.
The Reset and Power fail circuitry (fig 4) generates an output signal when the supply voltage exceeds a threshold programmed by an external
voltage divider. The reset signal, is generated
with a delay time programmed by an external capacitor on the delay pin. When the supply voltage
falls below the threshold or the output voltage
goes below 5V the reset output goes low immediately. The reset output is an open collector-drain.
Fig 4A shows the case when the supply voltage is
higher than the threshold, but the output voltage
is not yet 5V.
Fig 4B shows the case when the output is 5.1V
but the supply voltage is not yet higher than the
fixed threshold.
The thermal protection disables circuit operation
when the junction temperature reaches about
150°C and has an hysterysis to prevent unstable
conditions.