Sony ICX255AK Datasheet

ICX255AK

Diagonal 6mm (Type 1/3) CCD Image Sensor for PAL Color Video Cameras

Description

The ICX255AK is an interline CCD solid-state image sensor suitable for PAL color video cameras with a diagonal 6mm (Type1/3) system. Compared with the current product ICX055BK, basic characteristics such as sensitivity, smear, dynamic range and S/N are improved drastically through the adoption of EXview HAD CCDTMtechnology.

This chip features a field period readout system and an electronic shutter with variable charge-storage time.

EXview HAD CCDTMhas different spectral characteristics from the current CCD.

Features

• High sensitivity (+6dB compared with the ICX055BK)

• Low smear (–20dB compared with the ICX055BK)

• High D range (+3dB compared with the ICX055BK)

• High S/N

• Low dark current

• Excellent antiblooming characteristics

• Ye, Cy, Mg, and G complementary color mosaic filters on chip

• Continuous variable-speed shutter

• No voltage adjustment

(Reset gate and substrate bias are not adjusted.)

• Reset gate: 5V drive

• Horizontal register: 5V drive

Device Structure

• Interline CCD image sensor

• Image size: Diagonal 6mm (Type 1/3)

• Number of effective pixels: 500 (H) × 582 (V) approx. 290K pixels

• Total number of pixels: 537 (H) × 597 (V) approx. 320K pixels

• Chip size: 6.00mm (H) × 4.96mm (V)

• Unit cell size: 9.8µm (H) × 6.3µm (V)

• Optical black: Horizontal (H) direction : Front 7 pixels, rear 30 pixels

Vertical (V) direction : Front 14 pixels, rear 1 pixel

• Number of dummy bits: Horizontal 16

Vertical 1 (even fields only)

• Substrate material: Silicon

– 1 –

E99521-PS

Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.

A

Pin 1

V

7

30

1

14

Pin 9

H

Optical black position

(Top View)

∗

EXview HAD CCD is a trademark of Sony Corporation. EXview HAD CCD is a CCD that drastically improves light efficiency by including near infrared light region as a basic structure of HAD (Hole-Accumulation-Diode) sensor.

TM

16 pin DIP (Plastic)

AAA AAA AAA

– 2 –

ICX255AK

Block Diagram and Pin Configuration

(Top View)

6

7

NC

Vφ

1

Vφ

2

Vφ

3

Vφ

4

V

DD

GND

φSUB

V

L

φRG

Hφ

2

3

4

GND

Cy

Mg

G

Cy

Mg

Ye

G

Mg

Ye

G

Cy

Mg

G

Cy

Mg

Ye

G

Mg

Ye

G

8

1

V

OUT

NC

10

11

12

14

9

16

13

15

NC

5

Hφ

1

Note)

Note) : Photo sensor

Horizontal Register

Vertical Register

Pin No.

1 2 3 4 5 6 7 8

Vφ4 Vφ3 Vφ2 Vφ1 GND NC NC VOUT

Vertical register transfer clock Vertical register transfer clock Vertical register transfer clock Vertical register transfer clock GND

Signal output

9 10 11 12 13 14 15 16

VDD GND φSUB VL φRG NC Hφ1 Hφ2

Supply voltage GND Substrate clock Protective transistor bias Reset gate clock

Horizontal register transfer clock Horizontal register transfer clock

Symbol Description Pin No. Description

Pin Description

Symbol

Absolute Maximum Ratings

∗1

+24V (Max.) when clock width < 10µs, clock duty factor < 0.1%.

Against φSUB

Against GND

Against VL

Between input clock pins

Storage temperature Operating temperature

–40 to +8

–50 to +15 –50 to +0.3 –40 to +0.3 –0.3 to +20

–10 to +18

–10 to +6 –0.3 to +28 –0.3 to +15

to +15

–6 to +6 –14 to +14 –30 to +80 –10 to +60

V V V V V V V V V V V

V °C °C

VDD, VOUT, φRG – φSUB Vφ1, Vφ3 – φSUB Vφ2, Vφ4, VL – φSUB Hφ1, Hφ2, GND – φSUB VDD, VOUT, φRG – GND Vφ1, Vφ2, Vφ3, Vφ4 – GND Hφ1, Hφ2 – GND Vφ1, Vφ3 – VL Vφ2, Vφ4, Hφ1, Hφ2, GND – VL Voltage difference between vertical clock input pins Hφ1 – Hφ2 Hφ1, Hφ2 – Vφ4

Item Ratings Unit Remarks

∗1

– 3 –

ICX255AK

Bias Conditions

Clock Voltage Conditions

Item

Readout clock voltage

VVT VVH1, VVH2 VVH3, VVH4 VVL1, VVL2,

VVL3, VVL4 VφV VVH3 – VVH VVH4 – VVH VVHH VVHL VVLH VVLL VφH VHL

VφRG VRGLH – VRGLL

VRGL – VRGLm VφSUB

14.55 –0.05

–0.2 –8.0

6.3 –0.25 –0.25

4.75

–0.05

4.5

21.0

15.0 0 0

–7.0

7.0

5.0 0

5.0

22.0

15.45

0.05

0.05 –6.5

8.05

0.1

0.3

5.25

0.05

5.5

0.4

0.5

23.5

V V V

V V

V V V V V V V V

V V

1 2 2

2 2

2 2 2 2 2 2 3 3

4 4

4 5

VVH = (VVH1 + VVH2)/2

VVL = (VVL3 + VVL4)/2 VφV

= VVHn – VVLn (n = 1 to 4)

High-level coupling High-level coupling Low-level coupling Low-level coupling

Input through 0.1µF capacitance

Low-level coupling Low-level coupling

Horizontal transfer clock voltage

Reset gate clock voltage

Substrate clock voltage

Vertical transfer clock voltage

Symbol Min.

Typ. Max.

Unit

Waveform

diagram

Remarks

DC Characteristics

Item

Supply current

IDD 3 6 mA

Symbol Min. Typ. Max. Unit Remarks

Item

Supply voltage Protective transistor bias Substrate clock Reset gate clock

VDD VL

φSUB φRG

14.55

15.0

∗1 ∗2 ∗2

15.45 V

Symbol Min. Typ. Max. Unit Remarks

∗1

VL setting is the VVL voltage of the vertical transfer clock waveform, or the same power supply as the VL power supply for the V driver should be used.

∗2

Do not apply a DC bias to the substrate clock and reset gate clock pins, because a DC bias is generated within the CCD.

– 4 –

ICX255AK

RφH

Hφ2

Hφ1

CφH1 CφH2

CφHH

Vφ1

CφV12

Vφ2

Vφ4

Vφ3

CφV34

CφV23CφV41

CφV13

CφV24

CφV1 CφV2

CφV4 CφV3

RGND

R4

R1

R3

R2

Vertical transfer clock equivalent circuit Horizontal transfer clock equivalent circuit

RφRG

RGφ

Cφ

RG

Reset gate clock equivalent circuit

Item

Capacitance between vertical transfer clock and GND

CφV1, CφV3 CφV2, CφV4 CφV12, CφV34 CφV23, CφV41 CφV13 CφV24

CφH1, CφH2

CφHH

CφRG

CφSUB R1, R3

R2, R4 RGND RφH RφRG

1500 1000

560 330 150 270

47

22

5

320

75 100 100

10

50

pF pF pF pF pF pF

pF

Ω Ω Ω Ω Ω

Capacitance between vertical transfer clocks

Capacitance between horizontal transfer clock and GND

Capacitance between horizontal transfer clocks

Capacitance between reset gate clock and GND

Capacitance between substrate clock and GND

Vertical transfer clock series resistor

Vertical transfer clock ground resistor Horizontal transfer clock series resistor Reset gate clock series resistor

Symbol Min. Typ. Max. Unit Remarks

Clock Equivalent Circuit Constant

– 5 –

ICX255AK

Drive Clock Waveform Conditions (1) Readout clock waveform

(2) Vertical transfer clock waveform

II II

100%

90%

10%

0%

VVT

tr twh tf

φM

0V

φM

2

Vφ1 Vφ3

Vφ2 Vφ4

VVHH

VVH

VVHL

VVHH

VVHL

VVH1

VVL1

VVLH

VVLL

VVL

VVHH

VVH3

VVHL

VVH

VVHH

VVHL

VVL3

VVL

VVLL

VVLH

VVHH VVHH

VVH

VVHL

VVH2

VVLH

VVL2

VVLL

VVL

VVHH VVHH

VVHL

VVH4

VVHL

VVH

VVL

VVLH

VVLL

VVL4

VVH = (VVH1 + VVH2)/2 VVL = (VVL3 + VVL4)/2 VφV = VVHn – VVLn (n = 1 to 4)

– 6 –

ICX255AK

tr twh tf

90%

10%

twl

Vφ

H

VHL

(3) Horizontal transfer clock waveform

Point A

twl

Vφ

RG

VRGH

VRGL

VRGLH

RG waveform

V

RGLL

Hφ1 waveform

twhtr tf

10%

VRGLm

(4) Reset gate clock waveform

VRGLH is the maximum value and VRGLL is the minimum value of the coupling waveform during the period from Point A in the above diagram until the rising edge of RG. In addition, VRGL is the average value of VRGLH and VRGLL.

VRGL = (VRGLH + VRGLL)/2

Assuming VRGH is the minimum value during the interval twh, then:

VφRG = VRGH – VRGL

Negative overshoot level during the falling edge of RG is VRGLm.

(5) Substrate clock waveform

90%

100%

10%

0%

V

SUB

tr twh tf

φM

2

VφSUB

(A bias generated within the CCD)