Siemens SPC3 User Manual

SIMATIC NET SPC3 Siemens PROFIBUS Controller

Hardware Description

Date 2003/04/09

SPC3

Hardware Description

SIMATIC - NET

(Siemens PROFIBUS Controller according to IEC 61158)

Version: 1.3

Date: 2003/04

PROFIBUS Interface Center

SPC3

Liability Exclusion

We have tested the contents of this document regarding agreement with the hardware and software described. Nevertheless, there may be deviations, and we don’t guarantee complete agreement. The data in the document is tested periodically, however. Required corrections are included in subsequent versions. We gratefully accept suggestions for improvement

Copyright Copyright © Siemens AG 2003. All Rights Reserved. Unless permission has been expressly granted, passing on this document or copying it, or using and sharing its content are not allowed. Offenders will be held liable. All rights reserved, in the event a patent is granted or a utility model or design is registered.

Subject to technical changes.

Page 2 V1.3 SPC3 Hardware Description

Included the specification of the different manufacturers in

SPC3 PROFIBUS Interface Center

Versions

Release Date Changes

V 1.1 12/23/99 Chapter 8.2 Current consumption without bus accesses

Chapter 10.1 Contact persons

V 1.2 09/25/02

Chap. 8.1, 8.3, 8.5 and 10.3 Order numbers chap 10.1 contact persons

V 1.3 2003/04

Chap. 8.1, 8.3, 8.5 and 10.3

SPC3 Hardware Description V1.3 Page 3

PROFIBUS Interface Center

SPC3

Directory

1 INTRODUCTION 7

2 FUNCTION OVERVIEW 8

3 PIN DESCRIPTION 9

4 MEMORY ALLOCATION 11

4.1 Memory Area Distribution in the SPC3 11

4.2 Processor Parameters (Latches/Register) 13

4.3 Organizational Parameters (RAM) 15

5 ASIC INTERFACE 17

5.1 Mode Register 17

5.1.1 Mode Register 0 17

5.1.2 Mode Register 1 (Mode-REG1, writable): 19

5.2 Status Register 20

5.3 Interrupt Controller 22

5.4 Watchdog Timer 25

5.4.1 Automatic Baud Rate Identification 25

5.4.2 Baud Rate Monitoring 25

5.4.3 Response Time Monitoring 25

6 PROFIBUS-DP INTERFACE 26

6.1 DP_Buffer Structure 26

6.2 Description of the DP Services 29

6.2.1 Set_Slave_Address (SAP55) 29

6.2.2 Set_Param (SAP61) 30

6.2.3 Check_Config (SAP62) 31

6.2.4 Slave_Diagnosis (SAP60) 32

6.2.5 Write_Read_Data / Data_Exchange (Default_SAP) 33

6.2.6 Global_Control (SAP58) 35

6.2.7 Read_Inputs (SAP56) 36

6.2.8 Read_Outputs (SAP57) 36

6.2.9 Get_Config (SAP59) 36

7 HARDWARE INTERFACE 37

7.1 Universal Processor Bus Interface 37

7.1.1 General Description 37

7.1.2 Bus Interface Unit (BIU) 37

7.1.3 Switching Diagram Principles 39

7.1.4 Application with the 80 C 32 41

7.1.5 Application with th 80 C 165 42

Page 4 V1.3 SPC3 Hardware Description

7.1.6 Interface Signals 43

SPC3 PROFIBUS Interface Center

7.2 UART 43

7.3 ASIC Test 43

8 TECHNICAL DATA 44

8.1 Maximum Limit Values 44

8.2 Permitted Operating Values 44

8.3 DC-Specifikation of the I/O- Drivers 44

8.4 AC-Specification for the Output Drivers 45

8.5 Timing Characteristics 46

8.5.1 SYS Bus Interface 46

8.5.2 Timing in the Synchronous C32-Mode: 47

8.5.3 Timing in the Asynchronous Intel Mode (X86 Mode) : 49

8.5.4 Timing in the Synchronous Motorola Mode (E_Clock-Mode, for example, 68HC11) : 50

8.5.5 Timing in the Asynchronous Motorola-Mode (for example, 68HC16) : 52

8.5.6 Serial Bus Interface 54

8.5.7 Housing 55

8.5.8 Processing Instructions 56

9 PROFIBUS INTERFACE 57

9.1 Pin Assignment 57

9.2 Example for the RS 485 Interface 58

10 APPENDIX 59

10.1 Addresses 59

10.2 General Definition of Terms 60

10.3 Ordering of ASICs 60

10.3.1 SPC3 (AMI) 60

10.3.2 SPC3 (ST) 60

11 APPENDIX A: DIAGNOSTICS PROCESSING IN PROFIBUS DP 61

11.1 Introduction 61

11.2 Diagnostics Bits and Expanded Diagnostics 61

11.2.1 STAT_DIAG 61

11.2.2 EXT_DIAG 61

11.2.3 EXT_DIAG_OVERFLOW 63

11.3 Diagnostics Processing from the System View 63

12 APPENDIX B: USEFUL INFORMATION 64

12.1 Data format in the Siemens PLC SIMATIC 64

SPC3 Hardware Description V1.3 Page 5

PROFIBUS Interface Center

SPC3

Page 6 V1.3 SPC3 Hardware Description

SPC3 PROFIBUS Interface Center

1 Introduction

For simple and fast digital exchange between programmable logic controllers, Siemens offers its users several ASICs. These ASICs are based on and are completely handled on the principles of the EN 50170 Vol. 2, of data traffic between individual programmable logic controller stations. The following ASICs are available to support intelligent slave solutions, that is, implementations with a microprocessor.

The ASPC2 already has integrated many parts of Layer 2, but the ASPC2 also requires a processor’s support. This ASIC supports baud rates up to 12 Mbaud. In its complexity, this ASIC is conceived primarily for master applications.

Due to the integration of the complete PROFIBUS-DP protocol, the SPC3 decisively relieves the processor of an intelligent PROFIBUS slave. The SPC3 can be operated on the bus with a baud rate of up to 12 MBaud.

However, there are also simple devices in the automation engineering area, such as switches and thermoelements, that do not require a microprocessor to record their states.

There are two additional ASICs available with the designations SPM2 (Siemens Profibus Multiplexer, Version 2 ) and LSPM2 (Lean Siemens PROFIBUS Multiplexer) for an economical adaptation of these devices. These blocks work as a DP slave in the bus system (according to DIN E 19245 T3) and work with baud rates up to 12 Mbaud. A master addresses these blocks by means of Layer 2 of the 7 layer model. After these blocks have received an error-free telegram, they independently generate the required response telegrams.

The LSPM2 has the same functions as the SPM2, but the LSPM2 has a decreased number of I/O ports and diagnostics ports.

SPC3 Hardware Description V1.3 Page 7

PROFIBUS Interface Center

SPC3

2 Function Overview

The SPC3 makes it possible to have a price-optimized configuration of intelligent PROFIBUS-DP slave applications.

The processor interface supports the following processors:

Intel: 80C31, 80X86 Siemens: 80C166/165/167 Motorola: HC11-,HC16-,HC916 types

In SPC3, the transfer technology is integrated (Layer 1), except for analog functions (RS485 drivers), the FDL transfer protocol (Fieldbus Data Link) for slave nodes (Layer 2a), a support of the interface utilities (Layer 2b), some Layer 2 FMA utilities, and the complete DP slave protocol (USIF: User Interface, which makes it possible for the user to have access to Layer 2). The remaining functions of Layer 2 (software utilities and management) must be handled via software.

The integrated 1.5k Dual-Port-RAM serves as an interface between the SPC3 and the software/application. The entire memory is subdivided into 192 segments, with 8 bytes each. Addressing from the user takes place directly and from the internal microsequencer (MS) by means of the so-alled base pointer. The base-pointer can be positioned at any segment in the memory. Therefore, all buffers must always be located at the beginning of a segment.

If the SPC3 carries out a DP communication the SPC3 automatically sets up all DP-SAPs. The various telegram information is made available to the user in separate data buffers (for example, parameter setting data and configuration data). Three change buffers are provided for data communication, both for the output data and for the input data. A change buffer is always available for communication. Therefore, no resource problems can occur. For optimal diagnostics support, SPC3 has two diagnostics change buffers into which the user inputs the updated diagnostics data. One diagnostics buffer is always assigned to SPC3 in this process.

The bus interface is a parameterizable synchronous/asynchronous 8-bit interface for various Intel and Motorola microcontrollers/processors. The user can directly access the internal 1.5k RAM or the parameter latches via the 11-bit address bus.

After the processor has been switched on, procedural-specific parameters (station address, control bits, etc.) must be transferred to the Parameter Register File and to the mode registers.

The MAC status can be scanned at any time in the status register. Various events (various indications, error events, etc.) are entered in the interrupt controller. These

events can be individually enabled via a mask register. Acknowledgement takes place by means of the acknowledge register. The SPC3 has a common interrupt output.

The integrated Watchdog Timer is operated in three different states: ‘Baud_Search’, ‘Baud_Control,’ and ‘DP_Control’.

The Micro Sequencer (MS) controls the entire process. Procedure-specific parameters (buffer pointer, buffer lengths, station address, etc.) and the data buffer are

contained in the integrated 1.5kByte RAM that a controller operates as Dual-Port-RAM. In UART, the parallel data flow is converted into the serial data flow, or vice-versa. The SPC3 is capable of

automatically identifying the baud rates (9.6 kBd - 12 MBd). The Idle Timer directly controls the bus times on the serial bus cable.

Page 8 V1.3 SPC3 Hardware Description

SPC3 PROFIBUS Interface Center

3 Pin Description

The SPC3 has a 44-pin PQFP housing with the following signals:

Pin Signal Name In/Out Description Source / Destination 1 XCS I© Chip-Select C32 Mode: place on VDD.

2 XWR/E_Clock I© Write signal /EI_Clock for Motorola CPU 3 DIVIDER I© Setting the scaler factor for CLK2OUT2/4.

4 XRD/R_W I© Read signal / Read_Write for Motorola CPU 5 CLK I(TS) Clock pulse input System 6 VSS 7 CLKOUT2/4 O Clock pulse divided by 2 or 4 System, CPU 8 XINT/MOT I© <log> 0 = Intel interface

9 X/INT O Interrupt CPU, Interrupt-Contr. 10 AB10 I(CPD) Address bus C32 mode: <log> 0

11 DB0 I©/O Data bus C32 Mode: Data/address bus multiplexed CPU, memory 12 DB1 I©/O C165 Mode: Data/address bus separated 13 XDATAEXCH O Data_Exchange state for PROFIBUS-DP LED 14 XREADY/XDTACK O Ready for external CPU System, CPU 15 DB2 I©/O Data bus C32 mode: data bus/address

16 DB3 I©/O C165 mode: data/address bus 17 VSS

18 VDD 19

DB4 20 DB5 I©/O C165 mode: data bus/address 21 DB6 I©/O

22 DB7 I©/O 23 MODE I <log> 0 = 80C166 Data bus/address bus separated; ready signal

24 ALE/AS I© Address latch enable C32 mode: ALE 25 AB9 I Address bus C32 mode: <log> 0 26 TXD O Serial send port RS 485 sender

27 RTS O Request to Send RS 485 sender 28 VSS 29 AB8 I© Address bus C32 Mode : <log> 0

30 RXD I© Serial receive port RS 485 receiver 31 AB7 I© Address bus System, CPU 32 AB6 I© Address bus System, CPU 33 XCTS I© Clear to send <log> 0 = send enable FSK modem 34 XTEST0 I© Pin must be placed fixed at VDD. 35 XTEST1 I© Pin must be placed fixed at VDD. 36 RESET I(CS) Connect reset input with CPU’s port pin. 37 AB4 I© Address bus System, CPU 38 VSS 39 VDD 40 AB3 I© 41 AB2 I© Address bus System, CPU 42 AB5 I© 43 AB1 I© Address bus System, CPU 44 AB0 I©

I©/O Data bus C32 mode: data bus/address

low potential means divided through 4

<log> 1 = Motorola interface

<log> 1 = 80C32 data bus/address bus multiplexed, fixed timing

C165 Mode: CS-Signal

C165 mode: address bus

bus multiplexed separate

bus multiplexed bus separate

C165 mode: <log> 0 C165 mode: address bus

C165 Mode: address bus

Figure 3.1: SPC3 Pin Assignment

Note: •••• All signals that begin with X.. are LOW active

• VDD = +5V, VSS = GND

Input levels: I ©: CMOS I (CS): CMOS Schmitt trigger

CPU (80C165)

System

CPU, memory

System CPU (80C32)

CPU (C165), memory

SPC3 Hardware Description V1.3 Page 9

PROFIBUS Interface Center

I (CPD): CMOS with pull down I (TS): TTLt Schmitt trigger

SPC3

Page 10 V1.3 SPC3 Hardware Description

SPC3 PROFIBUS Interface Center

4 Memory Allocation

4.1 Memory Area Distribution in the SPC3

The figure displays the division of the SPC3 1.5k internal address area. The internal latches/register are located in the first 21 addresses. The internal latches/register either come

from the controller or influence the controller. Certain cells can be only read or written. The internal work cells to which the user has no access are located in RAM at the same addresses.

The organizational parameters are located in RAM beginning with address 16H. The entire buffer structure (for the DP-SAPS) is written based on these parameters. In addition, general parameter setting data (station address, Ident no., etc.) are transferred in these cells and the status displays are stored in these cells (global control command, etc.).

Corresponding to the parameter setting of the organizational parameters, the user-generated buffers are located beginning with address 40H. All buffers or lists must begin at segment addresses (48 bytes segmentation).

Address Function 000H Processor parameters internal work cells

Latches/register (22 bytes) 016H Organizational

parameters (42 bytes) 040H DP- buffer: Data In (3) * Data Out (3) * Diagnostics (2) Parameter setting data (1) 5FFH Configuration data (2)

Figure 4.1: SPC3 Memory Area Distribution

Auxiliary buffer (2) SSA-buffer(1)

Caution: The HW prohibits overranging the address area. That is, if a user writes or reads past the memory end, 400H is subtracted from this address and the user therefore accesses a new address. This prohibits overwriting a process parameter. In this case, the SPC3 generates the RAM access violation interrupt. If the MS overranges the memory end due to a faulty buffer initialization, the same procedure is executed.

* Data In is the input data from PROFIBUS slave to master Data out is the output data from PROFIBUS master to slave

SPC3 Hardware Description V1.3 Page 11

PROFIBUS Interface Center

SPC3

The complete internal RAM of the SPC 3 is divided logically into 192 segments. Each segment consists of 8 bytes. For more informations about the contents of the 3 memory areas see previous chapter.The physical address is build by multiplikation with 8.

internal SPC 3 RAM (1.5 kByte)

Segment 0 Segment 1 Segment 2

8 Bit Segmentaddresses (Pointer to the buffers

+

Segment 190 Segment 191

07

010

Page 12 V1.3 SPC3 Hardware Description

SPC3 PROFIBUS Interface Center

4.2 Processor Parameters (Latches/Register)

These cells can be either read only or written only. SPC3 carries out “address swapping” for an access to the address area 00H - 07H (word register) in the Motorola mode. That is, the SPC3 exchanges

address bit 0 (generated from an even address, one uneven, and vice-versa). The following sections more clearly explain the significance of the individual registers.

Address Intel / Motorla

00H 01H Int-Req-Reg 01H 00H Int-Req-Reg 02H 03H Int—Reg 03H 02H Int—Reg 04H 05H Status-Reg 05H 04H Status-Reg 06H 07H Reserved

07H 06H

08H DIN_Buffer_SM 09H New_DIN_Buffer_Cmd 0AH DOUT_Buffer_SM 0BH Next_DOUT_Buffer_Cmd 0CH DIAG_Buffer_SM 0DH New_DIAG_Puffer_Cmd 0EH User_Prm_Data_OK 0FH UserPrmDataNOK 10H User_Cfg_Data_OK 11H User_Cfg_Data_NOK 1..0 The user negatively acknowledges the configuration 12H Reserved

13H 14H SSA_Bufferfreecmd The user has fetched the data from the SSA buffer

15H Reserved

Name Bit No.

7..0

15..8

7..0

15..8

7..0

15..8

7..0

1..0

7..0

1..0

3..0

1..0

Significance (Read Access!)

Interrupt Controller Register

Status Register

Buffer assignment of the DP_Din_Buffer_State_Machine The user makes a new DP Din buffer available in the N state. Buffer assignment of the DP_Dout_Puffer_State_Machine The user fetches the last DP Dout-Buffer from the N state. Buffer assignment for the DP_Diag_Puffer_State_Machine The user makes a new DP Diag Buffer available to the SPC3. The user positively acknowledges the user parameter setting data of a Set_Param-Telegram. The user negatively acknowledges the user parameter setting data of a Set_Param-Telegram. The user positively acknowledges the configuration data of a Check_Config-Telegram.

data of a Check_Config-Telegram.

and enables the buffer again.

Figure 4.2: Assignment of the Internal Parameter Latches for READ

SPC3 Hardware Description V1.3 Page 13

PROFIBUS Interface Center

Val

Address Intel /Motorola

00H 01H Int-Req-Reg 01H 00H Int-Req_Reg 02H 03H Int-Ack-Reg 03H 02H Int-Ack-Reg 04H 05H Int—Mask-Reg 05H 04H Int—Mask-Reg 06H 07H Mode-Reg0 07H 06H Mode-Reg0-S

08H Mode-Reg1-S 09H Mode-Reg1-R 0AH WD Baud Ctrl -

0BH MinTsdr_Val

OCH

0DH Reserved 0EH 0FH 10H 11H 12H 13H 14H 15H

Figure 4.3: Assignment of the Internal Parameter Latches for WRITE

Name Bit No.

7..0

15..8

7..0

15..8

7..0

15..8

7..0

15..8

7..0

SPC3

Significance (Write Access !)

Interrupt- Controller - Register

Setting parameters for individual bits

Root value for baud rate monitoring

MinTsdr time

Page 14 V1.3 SPC3 Hardware Description

SPC3 PROFIBUS Interface Center

4.3 Organizational Parameters (RAM)

The user stores the organizational parameters in RAM under the specified addresses. These parameters can be written and read.

SPC3 Hardware Description V1.3 Page 15

PROFIBUS Interface Center

bit wachdog timer, the user is

If parameters are set for the Spec_Prm_Buffer_Mode (see

mode register 0), this cell defines the length of the param

Address Intel /Motorola

16H R_TS_Adr 17H reserved Pointer to a RAM address which is presetted with 0FFH

18H 19H R_User_Wd_Value 19H 18H R_User_Wd_Value 15

1AH R_Len_Dout_Puf Length of the 3 Dout buffers 1BH R_Dout_buf_Ptr1 Segment base address of Dout buffer 1 1CH R_Dout_buf_Ptr2 Segment base address of Dout buffer 2 1DH R_Dout_buf_Ptr3 Segment base address of Dout buffer 3 1EH R_Len_Din_buf Length of the 3 Din buffers 1FH R_Din_buf_Ptr1 Segment base address of Din buffer 1 20H R_Din_buf_Ptr2 Segment base address of Din buffer 2 21H R_Din_buf_Ptr3 Segment base address of Din buffer 3 22H reserved Preset with 00H. 23H reserved Preset with 00H. 24H R Len Diag buf1 Length of Diag buffer 1 25H R Len Diag buf2 Length of Diag buffer 2 26H R_Diag_Puf_Ptr1 Segment base address of Diag buffer 1 27H R_Diag_Puf_Ptr2 Segment base address of Diag buffer 2 28H R Len Cntrl Pbuf1 Length of Aux buffer 1 and the control buffer belonging to it,

29H R Len Cntrl Puf2 Length of Aux-Buffer 2 and the control buffer belonging to 2AH R Aux Puf Sel Bit array, in which the assignments of the Aux-buffers ½ are 2BH R_Aux_buf_Ptr1 Segment base address of auxiliary buffer 1

2CH R_Aux_buf_Ptr2 Segment base address of auxiliary buffer 2 2DH R_Len_SSA_Data Length of the input data in the Set_Slave_Address-buffer 2EH R SSA buf Ptr Segment base address of the Set_Slave_Address-buffer 2FH R_Len_Prm_Data Length of the input data in the Set_Param-buffer 30H R_Prm_buf_Ptr Segment base address of the Set_Param-buffer 31H R_Len_Cfg_Data Length of the input data in the Check_Config-buffer 32H R Cfg Buf Ptr Segment base address of the Check_Config-buffer 33H R_Len_Read_Cfg_Data Length of the input data in the Get_Config-buffer 34H R_Read_Cfg_buf_Ptr Segment base address of the Get_Config-buffer 35H reserved Preset with 00H. 36H reserved Preset with 00H 37H reserved Preset with 00H. 38H reserved Preset with 00H. 39H R_Real_No_Add_Change This parameter specifies whether the DP slave address may

3AH R_Ident_Low The user sets the parameters for the Ident_Low value. 3BH R_Ident_High The user sets the parameters for the Ident_High value. 3CH R_GC_Command The Global_Control_Command last received 3DH R_Len_Spec_Prm_buf

Name Bit No. Significance

7..0

7..0 ..8

Set up station address of the relevant SPC3

Based on an internal 16monitored in the DP_Mode.

for example, SSA-Buf, Prm-Buf, Cfg-Buf, Read-Cfg-Buf it, for example, SSA-Buf, Prm-Buf, Cfg-Buf, Read-Cfg-Buf defined to the control buffers, SSA-Buf, Prm-Buf, Cfg-Buf

again be changed at a later time point.

SPC3

buffer.

Figure 4.4: Assignment of the Organizational Parameters

Page 16 V1.3 SPC3 Hardware Description

SPC3 PROFIBUS Interface Center

5 ASIC Interface

The registers that determine both the hardware function of the ASIC as well as telegram processing are described in the following.

5.1 Mode Register

Parameter bits that access the controller directly or which the controller directly sets are combined in two mode registers (0 and 1) in the SPC3.

5.1.1 Mode Register 0 Setting parameters for Mode Register 0 takes place in the offline state only (for example, after

switching on). The SPC3 may not exit offline until Mode Register 0, all processor parameters, and organizational parameters are loaded (START_SPC3 = 1, Mode-Register 1).

Address Bit Position Designation Control Register

06H

(Intel)

Address Bit Position Designation Control Register

07H

(Intel)

*) When Spec_Clear_Mode (Fail Safe Mode ) = 1 the SPC3 will accept data telegramm with a data unit=0 in the state Data Exchange. The reaction to the outputs can be parameterized f.e. in the parameterization telegram ( only available from version Step C).

**) When using a big number of parameters to be transmitted from the PROFIBUS-Master to the slave the Auxiliary buffer ½ has to have the same size like the Parameterization buffer. Sometimes this could reach the limit of the available memory space in the SPC3. When Spec_Prm_Puf_Mode = 1 the parameterization data are processed directly in this special buffer and the Auxiliary buffers can be held compact.

7 6 5 4 3 2 1 0

Freeze_

Support-

ed

Sync_

Support-

ed

EARLY_

RDY

INT_

POL MinTSDR

DIS_

STOP_

CON

TROL

DIS_

START_

CON

TROL

15 14 13 12 11 10 9 8

Spec_Cle

ar_Mode

*)

Spec_Prm_

Puf_Mode

**)

WD

Test

User Time base

EOI

Time

base

DP

Mode

Mode Reg0

7..0

Mode-Reg0 13 .. 8

SPC3 Hardware Description V1.3 Page 17

PROFIBUS Interface Center

ram telegram overwrites this memory cell in the DP mode.

SPC3

Bit 0 DIS_START_CONTROL Monitoring the following start bit in UART. Set-Param Telegram overwrites this memory cell in

the DP mode. (Refer to the user-specific data.) 0 = Monitoring the following start bit is enabled. 1 = Monitoring the following start bit is switched off. Bit 1 DIS_STOP_CONTROL Stop bit monitoring in UART. Set-Pa

(Refer to the user-specific data.) 0 = Stop bit monitoring is enabled. 1 = Stop bit monitoring is switched off. Bit 2 EN_FDL_DDB Reserved 0 = The FDL_DDB receive is disabled. Bit 3 MinTSDR Default setting for the MinTSDR after reset for DP operation or combi operation 0 = Pure DP operation (default configuration!) 1 = Combi operation Bit 4 INT_POL Polarity of the interrupt output 0 = The interrupt output is low-active. 1 = The interrupt output is high-active. Bit 5 EARLY_RDY Moved up ready signal 0 = Ready is generated when the data are valid (read) or when the data are accepted

(write). 1 = Ready is moved up by one clock pulse. Bit 6 Sync_Supported Sync_Mode support 0 = Sync_Mode is not supported. 1 = Sync_Mode is supported. Bit 7 Freeze_Supported Freeze_Mode support 0 = Freeze_Mode is not supported. 1 = Freeze_Mode is supported. Bit 8 DP_MODE DP_Mode enable 0 = DP_Mode is disabled. 1 = DP_Mode is enabled. SPC3 sets up all DP_SAPs. Bit 9 EOI_Time base Time base for the end of interrupt pulse 0 = The interrupt inactive time is at least 1 usec long. 1 = The interrupt inactive time is at least 1 ms long. Bit 10 User_Time base Time base for the cyclical User_Time_Clock-Interrupt 0 = The User_Time_Clock-Interrupt occurs every 1 ms. 1 = The User_Time_Clock-Interrupt occurs every 10 ms. Bit 11 WD_Test Test mode for the Watchdog-Timer, no function mode 0 = The WD runs in the function mode. 1 = Not permitted Bit 12 Spec_Prm_Puf_Mode Special parameter buffer 0 = No special parameter buffer. 1 = Special parameter buffer mode .Parameterization data will be stored directly in the

special parameter buffer. Bit 13 Spec_Clear_Mode Special Clear Mode (Fail Safe Mode)

0 = No special clear mode. 1 = Special clear mode. SPC3 will accept datea telegramms with data unit = 0.

Figure 5.1: Mode-Register 0 Bit 12 .. 0.(can be written to, can be changed in offline only)

Page 18 V1.3 SPC3 Hardware Description

SPC3 PROFIBUS Interface Center

5.1.2 Mode Register 1 (Mode-REG1, writable):

Some control bits must be changed during operation. These control bits are combined in Mode-Register 1 and can be set independently of each other (Mode_Reg_S) or can be deleted independently of each other (Mode_Reg_R). Various addresses are used for setting and deleting. Log ‘1’ must be written to the bit position to be set or deleted.

Address Bit Position Designation Control

7 6 5 4 3 2 1 0

Register

08H

09H

Res_

User_WD

Res_

User_WD

EN_

Change_

Cfg_

Puffer

EN_

Change_

Cfg_

Puffer

User_ Leave_ Master

Go_

Offline

Go_

Offline

EOI START_

SPC3

EOI START_

SPC3

Mode-Reg_S

7..0

Mode-Reg_R

7..0

Bit 0 START_SPC3 Exiting the Offline state 1 = SPC3 exits offline and goes to passive-idle. In addition, the idle timer and

Wd timer are started and ‘Go_Offline = 0’ is set. Bit 1 EOI End of Interrupt 1 = End of Interrupt: SPC3 switches the interrupt outputs to inactive and again

sets EOI to log.’0.’ Bit 2 Go_Offline Going into the offline state 1 = After the current requests ends, SPC3 goes to the offline state and again

sets Go_Offline to log.’0.’ Bit 3 User_Leave_Master Request to the DP_SM to go to ‘Wait_Prm.’ 1 = The user causes the DP_SM to go to ‘Wait_Prm.’ After this action, SPC3

sets User_Leave_Master to log.’0.’ Bit 4 En_Change_Cfg_Puffer Enabling buffer exchange (Cfg buffer for Read_Cfg buffer) 0 = With ‘User_Cfg_Data_Okay_Cmd,’ the Cfg buffer may not be exchanged for

the Read_Cfg buffer. 1 = With ‘User_Cfg_Data_Okay_Cmd,’ the Cfg buffer must be exchanged for

the Read_Cfg buffer. Bit 5 Res_User_Wd Resetting the User_WD_Timers 1 = SPC3 again sets the User_Wd_Timer to the parameterized value

‘User_Wd_Value

15..0.

’ After this action, SPC3 sets Res_User_Wd to log.’0.’

Figure 5..2: Mode Register1 S and Mode Register1 R Bit7..0.(writable)

SPC3 Hardware Description V1.3 Page 19