DC COMPATIBLE CONTROLS FOR FREQUENCY, AMPLITUDE AND LINEARITY
DESCRIPTIO N
The TDA9102C/T is a monolithic integrated circuit
for horizontal and vertical sync processing in mon ochrome and color video displays driven by input
TTL compatible signals.
The TDA9102C/T is supplied in a 20 pin dual in line
package with pin 1 1 connected to ground and used
for heatsinking.
PIN CONNECTIONS
Substrate Ground
Vertical Frequency Preset
Vertical TTL Input
Vertical Ramp Output
Vertical Amplitude Adjust
Vertical Linearity Adjust
Linearity Output
Vertical Reference Voltage
C13
11
12
13
14
15
16
17
18
19
V
20
S
Horizontal Phase Adjust
10
Phase Comparator 2 Output
9
Horizontal Flyback Input
8
Horizontal Output
7
Horizontal Power Ground
6
C5
5
Horizontal TTL Input
4
Phase Comparator 1 Output
3
C2
2
R1
1
9102T-01.EPS
May 1994
1/7
TDA9102C/T
BLOCK DIAGRAM
DC FREQUE NCY
PRESET
R12
C13
REF
V
19
DC VERTICAL
AMPLITUDE
ADJUSTEMENT
16
13
R18
12
C18
VOLTAGE
S
V
REGULATOR
C2
R1
OSCILLATOR
HORIZONTAL
VOLTAGE
LOW SUPPLY
PROTECTION
VERTICAL
OSCILLATOR
DC VERTICAL
LINEARITY
ADJUSTEMENT
+ 5V
R14
INPUT
SYNC.
VERTICAL
R8
VERTICAL
TTL INTERFAC E
2
ϕ
PHASE
COMPARATOR
C9
INPUT
FLYBACK
HORIZONTAL
R2
DC FREQUENCY
ADJUSTEMENT
R3
C3
HOR.
PULSE
1
ϕ
C1
DC HORIZONTAL
PHASE
ADJUSTEMENT
PHASE
103121120
COMPARATOR
TDA9102C/T
HORIZONTAL
TTL INTERFACE
415
5
S
V
SHAPER
698141718
7
+ 5V
R4
2/7
C5
HORIZONTAL
SYNC.
INPUT
9102T-02.EPS
TDA9102C/T
ABSOL UTE MAX IM UM R ATING S
SymbolParameterValueUnit
V
V
SYNC
I
OH
I
I
P
T
stg
THERMAL DATA
Supply Voltage18V
S
Sync Input Peak Voltage+ V
S
Output Sinking Peak Current (Pin 7 ; t < 3µs)2A
Output Current (Pin 15)- 10mA
15
Output Current (Pin 19)- 10mA
19
Total power dissipation (T
tot
< 70oC)1W
amb
, TjStorage and Junction Temperature- 40, + 150
V
o
C
9102T-01.TBL
SymbolParameterValueUnit
R
th(j-a)
Junction-ambient Thermal Resistance80
ELECTRICAL CHARACT E RIS TICS
(T
= 25oC, VS = 12V, refer to the test circ uits, unles s otherwise sp ecified)
amb
SymbolParameterTest conditionsMin.Typ. Max.Unit
HORIZONTAL SECTION
V
I
V
I
V
K
V
- V1 Control Voltage Range(See technical note 1)1.62.5V
3
I
K
V
I
T
V
t
t
V
7
t
I
FLY
V
I
I
Supply Voltage Range10.51215.5V
S
Supply Current4070mA
S
Voltage Reference at Pin 1I1 = 0.5mA3.23.53.8V
1
Current at Pin 1- 1mA
1
Voltage Swing at Pin 23.744.3V
2
Free Running Frequency Constantfo = 1/(K0 x R1 x C2)2.83.043.2
0
Peak Control Current3mA
3
Gain Phase Comparator φ1
3
K3 = 2 x I3 / 360
Sync Threshold Input (neg. edge)● Sync high
leading edge and flyback pulse leading edge
(for keeping a constant duty cycle) ; T =
Flyback Input Current at Pin 8● Flyback On
Clamp voltage at Pin 8● I
8
Current for switching low the output pulse0.72mA
8
Peak control current0.9mA
9
See technical note 4
@ fH = 27kHz
1
f
H
● Flyback Off
8 =
● I
= - 1mA
8
1mA
0.41 T - t
0.7
-1
0.6
FLY
2mA
- 0.6
o
C/W
µA
µA
mA
9102T-02.TBL
PP
V
V
s
V
V
9102T-03.TBL
3/7
TDA9102C/T
ELECTRICAL CHARACTERISTICS (continued)
(T
= 25oC, VS = 12V, refer to the test circuits, unless otherwise specified)
amb
SymbolParameterTest conditionsMin. Typ. Max.Unit
HORIZONTAL SECTION
Phase sensitivity at Pin 9(See technical note 3)67.5
K
9
V
Control voltage range0.54.5V
10
K
Phase control sensitivity at Pin 102022.525
10
HADJHorizontal phase adjustment for V10 varying
from 0.5 to 4.5V (27.64kHz)
Zero degree phase: flyback
centered on the middle of the
- 45+ 45 degree
pulse at Pin 5
K
Phase jitter constant (jitter =
K
1
K
Frequency drift versus supply voltage
2
K
=
2
dF
dV . f
. 10
6
H
1
106 .f
)
H
100150ppm
VS = 10.5V to 15.5V400ppm
VERTICAL SECTION
Voltage reference at Pin 123.23.53.8V
V
12
I
13
Current gain at Pin 13
I
12
Typical Vertical Sawtooth Amplitude
V
13
(Pin 13) for Center Frequency
t
II
I
Discharge time at Pin 13C18 = 0.22 µF, V13 = 4V
FALL
f
Maximum Vertical FrequencyVertical Sync Low
VL
f
Minimum Vertical FrequencyVertical Sync High
VH
K
Synchro window constant ts =
K
14
V
Sync input threshold (negative edge)● Sync high
14
Current at Pin 14● Input high
I
14
Input pulse duration T =
t
14
V
Average value of voltage on Pin 15V13 = 4VPP, V16 = 2.5V4V
15
IOutput current at Pin 151mA
15
Buffer gain constant at Pin 15
K
15
K
16
I
16
I
17
V
18
K
18
V
19
Current at Pin 192mA
19
=K15 . V
V
15PP
13PP
Buffer variable gain constant at Pin 15 :
∆V
K
=
16
15PP
∆V16 . V
13PP
Input bias current at Pin 16V16 = 0.5V- 50µA
Input bias current at Pin 17V17 = 4.5V50µA
Average voltage at Pin 18 : V18 = 2 +
Linearity correction constant : K18 =
Voltage reference at Pin 19(See technical note 5)7.688.4V
14
f
V
1
f
V
V
∆V
∆V
I12 = 100µA
(I12 max. = 200µA)
To be adjusted by I
12
PP
0.9411.06
4V
1022µs
84Hz
C
= 220nF, R
Pin 13
Pin 12
= 58kΩ
56Hz
C
= 220nF, R
Pin 13
Pin 12
= 58kΩ
(See technical note 6)0.333
28
● Sync Low
● Input Low V
= 0.8V- 10
14
@ fV = 64.75Hz100.5Tµs
V16 = 2.5V0.95
2.5V < V16 < 4.5V
0.5V < V
18PP
V17 = 3.5V, R18 not connected3V
2
18PP
V
17
13PP
< 2.5V
16
= 4V,1.5V < V17 < 4.5V1
0.1
0.1
degree
degree
0.8
10µA
µA
V
V
V
V
V
PP
V
V
-1
-1
9102T-04.TBL
4/7
TDA9102C/T
ELECTRICAL CHARACTERISTICS (continued)
(T
= 25oC, VS = 12V, refer to the test circuits, unless otherwise specified)
amb
SymbolParameterTest conditionsMin. Typ. Max.Unit
VERTICAL SECTION
6
dF .
K
Frequency drift versus supply voltage K17 =
17
10
dV . f
VS = 10.5V to 15.5V300
V
ppm
V
9102T-05.TBL
Technical note 1
C2
f
H (nom)
HORIZONTAL
OSCILLATOR
12
R1
I1
= 26.8 kHz
R2
V
3H
V
3L
3
if
C1
R3
C3
HOR. SYNC.ϕ1
V3HV
V
3L
DC
V
DC
R1 = 6.8k Ω
R2 = 56 kΩ
C2 = 1.8 nF
f
pull-in
= f
H (nom)
V
3
V
/ R1
1
= f
H (nom)
I
f
(A)
I
o
− V1 / R2
where: V1 = 3.5V and V3 - V1 is the control
voltage range.
The voltage at Pin 3 is limited by two clamping
diodes at the voltage V
and V
3H
3L
When the PLL1 is synchronized and perfectly
tuned, V
= V1.
3
Technical note 3
K
= 67.5 degrees/volt represents the slope of the
9
oscillator charging period of the waveform at
Pin 2:
K
=
9
360 x 0.75
4
degree
V
Technical note 4
The second PLL can recover the storage of horizontal output stage maintaining a constant duty
cycle till the trailing edge of the output pulse gets
the trailing edge of the flyback pulse. From this
point on, only the leading edge of the output pulse
will be shifted covering a total phase shift of: 0.30T ;
overcoming this value, it will produce a notch in the
output pulse (@ f
= 27kHz).
H
Technical note 5
The voltage reference at Pin 19 can be used to
polarize the DC operating point of the vertical
9102T-03.EPS
booster. This v oltage corres p onds to the double of
the mean value voltage of the vertical sawtooth at
Pin 13.
Technical note 6
V (V)
= 6.8VV
H
= 6VV
= 5.2V
V
L
Remark: The value of C2 influences the horizontal
oscillator free running frequency; it doesn’t effect
the relative pull-in range. If the horizontal frequency is changed by using R1, the pull-in range
changes accordingly with the formula (A).
Technical note 2
The internal pulse "t
generator "I
5
", is generated by the current
5
" charging the external capacitor
"C5", according with the formula (B):
=
t
5
C5 . V
I
5
5
(B), t
T
H
=
is recommended.
5
12
LL
− V
V
H
t
s
ts =
(VH − VLL)
= 2VV
(V
L
H
=
− V
t (s)
1/fv
ts
9102T-04.EPS
V
− V
H
LL
1/f
V
K
1
L)
14
=
f
f
V
V
5/7
F
TDA9102C/T
APPLICATION DIAGRAM (with TDA8172)
S
V
14V
I
G
N
D
O
VV
C1
100nF
F
µ
C2
470
Hor. Ou t
Ω
R9
2W
82
IC17812
C5
15nF
Ω
Ω
P3
R7
39k
Ω
R8
47k
5.1k
C4
15nF
µ
C11
Vert.
Yoke
Hor. Power GND
F
µ
C10
220
D1
1N4001
F
µ
C7
1000
6
2
7
Ω
R13
120
Ω
5
R14
C12
1.5
220nF
3
IC3
F
µ
C14 10
41
TDA8172
C9
100nF
2200
Ω
1
Ω
R15 1.5k
Ω
R18 1.2k
R16
F
µ
C13
47
Ω
R17 2.7k
Ω
Ω
R11
22k
C6
100nF
Ω
F
µ
R10 22k
C8
100
R12 10k
*
Ω
R19
47k
"C" Correction
Note : * The value of R19 depends on CRT. On the mock up R19 is substitued
F
µ
C15
1
with a resistance + trimmer for generic applications.
Ω
6
19
15
18
R20 150k
Ω
R21
62k
Ω
R22
1020 7
121
220k
C16
220nF
6/7
C17
Ω
Ω
P2
R5
39k
Ω
R6
47k
5.1k
C3
15nF
IC2
1.8nF
C18
15nF
TDA910 2C/ T
9
C20
22nF
321113
Ω
R24 56k
Ω
R26 22k
Ω
F
µ
R23
C19
3.3k
2.2
Ω
R25
6.8k
Ω
P4
47k
Ω
P5
47k
9102T- 05 . EP S
Ω
Ω
P1
R3
51k
R2
R1
Ω
R4
22k
47k
Ω
3.3k
Ω
3.3k
Hor. Sync.
414 1716
R29
R28
Vert. Sync.
5
Ω
2.2k
C21
Ω
2.2k
0.22nF
8
Ω
R27 100k
Fly. Input
PACKA G E MECHANICAL DATA
20 PINS - PLASTIC DIP (0.25)
TDA9102C/T
I
a1
L
Z
e3
b
B
e
E
Z
D
2011
F
110
Dimensions
Min.Typ.Max.Min.Typ.Max.
a10.2540.010
B1.391.650.0550.065
b0.450.018
b10.250.010
D25.41.000
E8.50.335
e2.540.100
e322.860.900
F7.10.280
i3.930.155
L3.30.130
Z1.340.053
MillimetersInches
b1
PM-DIP20.EPS
DIP20.TBL
Information furnished i s believed to be accurate and rel iabl e. However, S GS-THOMSON Microel ectroni cs assumes no responsibil ity
for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result
from its use. No licence is granted by implication or otherwise under any patent or patent rights of SGS-THOMSON Microelectronics.
Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all
information previously supplied. SGS-THOMSON Microelectronics products are not authorized for use as critical components in life
support devices or systems without express written approval of SGS-THOMSON Microelectronics.