The TDA7464 is a volumetone (bass middle and
treble) balance (Left/Right) processorswith stereo
SRS and voicecanceller for quality audio applications in car radio, Hi-Fi, TV systems.
It reproduces SRS (Sound Retrieval System)
sound by external components and surround
sound by using phase shifters and a signal matrix. The AC signal setting is obtained by resistor
networks and switches combined with operational
amplifiers according to the SRS laboratories
TDA7464
TQFP44
ORDERING NUMBER: TDA7464
PIN CONNECTION
LP
PS1
PS2
PS3
VSPS4
CREF
R_IN4
R_IN3
R_IN2
LPVC
44 43 42 41394038 37 36 35 34
1
LP1
2
HP1
3
HP2
4
NETW1
5
NETW2
6
VAR_L
VAR_R
7
8
9
10
12 13 14 15 16
BASS_RI
BASS_RO
MIDDLE_LI
MIDDLE_LO
MIDDLE_RO
171118 19 20 21 22
SDA
AGND
TREBLE_L
TREBLE_R
MIDDLE_RI
BASSO_L
BASSO_R
BASS_LO
BASS_LI
specification. Control of all the functions is accomplishedby serial bus.
Thanks to the used BIPOLAR/CMOSTechnology,
Low Distortion, Low Noise and DC stepping are
obtained.
THDTotal Harmonic DistortionV = 1Vrms f = 1KHz0.010.1%
S/NSignal to Noise Ratio V
S
Thermal Resistance Junction-pinsMax.85°C/W
Operating Supply Voltage11V
S
Operating Ambient Temperature-10 to 85
Storage Temperature Range-55 to +150°C
stg
Supply Voltage7910.2V
S
CL
Max. input signal handling2Vrms
out = 1Vrms (mode = OFF)106dB
Channel Separation f = 1KHz90dB
C
Input Attenuation Control (0.5dB)-31.50dB
Treble Control (2db step)-14+14dB
Middle Control (2db step)-14+14dB
Bass Control (2dB step)-14+14dB
Balance Control 1dB step (L
CH, RCH)-790dB
Mute Attenuation100dB
C
°
ELECTRICALCHARACTERISTICS (refer to the test circuit T
Control Range79dB
Step Resolution0.511.5dB
Attenuation set errorAv = 0 to -20dB-1.501.5dB
Av = -20 to -79dB-302dB
DC StepsAdjacent att. steps-303mV
Output Mute Condition70100dB
Input Impedance22.53037.5KΩ
Zero CrossingThresholdD7 = 0
Output Noise (OFF)Output Mute, Flat
B
= 20Hz to 20KHz
W
Output Noise (Movie) Standard
Surround Sound
Output Noise (Music) Standard
Surround Sound
Output Noise (Simulated)
Standard Surround Sound
Output Noise (SRS)
Mode = Movie ,
B
= 20Hz to 20KHz
W
Mode = Music ,
B
= 20Hz to 20KHz,
W
Mode = Simulated,
B
= 20Hz to 20KHz
W
BW= 20Hz to 20KHz50µVrms
V
S
+ 20
2
4
5
30µVrms
30
30µVrms
Surround Sound
= 1Vrms0.010.1%
in
Channel Separation7090dB
Clipping Leveld = 0.3%22.5Vrms
Output Resistance103050Ω
DC Voltage Level3.8V
Input Low Voltage1V
Input High Voltage3V
Input Current-5+5µA
Output Voltage SDA
IO= 1.6mA0.4V
Acknowledge
mV
Vrms
µ
Vrms
µ
µVrms
6/21
TDA7464
I2C BUSINTERFACE
Data transmission from microprocessor to the
TDA7464 and viceversa takes place through the
2 wires I
2
C BUS interface, consisting of the two
lines SDA and SCL (pull-up resistors to positive
supply voltage mustbe connected).
Data Validity
As shown in fig. 3, the data on theSDA line must
be stable during the high period of theclock. The
HIGH and LOW state of the data line can only
change when the clock signal on the SCL line is
LOW.
Start andStop Conditions
As shown in fig.4 a start condition is a HIGH to
LOW transition of the SDA line while SCL is
HIGH. The stop condition is a LOWto HIGH transition of the SDA linewhile SCL is HIGH.
Byte Format
Every byte transferredon the SDA line must con-
tain 8 bits. Each byte must be followed by an ac-
2
Figure 3: Data Validity on theI
CBUS
knowledgebit. The MSB is transferredfirst.
Acknowledge
The master (µP) puts a resistiveHIGHlevel on the
SDA line during the acknowledge clock pulse(see
fig. 5). The peripheral (audioprocessor) that acknowledges has to pull-down (LOW) the SDA line
duringthisclock pulse.
The audioprocessor which has been addressed
has to generate an acknowledge after the reception of each byte, otherwise the SDA line remains
at the HIGH level during the ninth clock pulse
time. In this case the mastertransmitter can generate the STOP information in order to abort the
transfer.
Transmission without Acknowledge
Avoiding to detect the acknowledge of the audio-
processor,the µP canuse a simplertransmission:
simply it waits one clock without checking the
slaveacknowledging,and sendsthe new data.
This approach of course is less protected from
misworking.
Figure 4: TimingDiagram of I
2
Figure 5: Acknowledgeon the I
CBUS
2
CBUS
7/21
TDA7464
SOFTWARESPECIFICATION
InterfaceProtocol
The interfaceprotocol comprises:
A start condition (S)
address
A subaddressbytes
A sequenceof data (N byte + achnowledge)
A stopcondition (P)
A chip address byte, containing the TDA7464
CHIP ADDRESS
MSBLSBMSBLSBMSBLSB
S100000A0ACKACKDATAACK P
D95AU226A
SUBADDRESSDATA 1 to DATA n
BDATA
ACK = Achnowledge
S = Start
P = Stop
A = Address
B = AutoIncrement
EXAMPLES
No IncrementalBus
rect chip address, a subaddresswith the MSB = 0
(no incremental bus), N-data (all these data concern the subaddressselected), a stop condition.
The TDA7464 receives a start condition, the cor-
CHIP ADDRESS
MSBLSBMSBLSBMSBLSB
S100000A0ACKACKDATAACK P
D95AU306
IncrementalBus
The TDA7464 receives a start condition, the correct chip address,a subaddresswith the MSB = 1
(incremental bus): now it is in a loop condition
with an autoincrease of the subaddress whereas
CHIP ADDRESS
MSBLSBMSBLSBMSBLSB
S100000A0ACKACKDATAACK P
D95AU307
SUBADDRESSDATA
0D3
X X XD2 D1 D0
SUBADDRESS from ”1XXX1010”to ”1XXX1111”
of DATAare ignored.
The DATA 1 concerns thesubaddress sent, and
the DATA 2 concerns the subaddress sent plus
one in the loop etc. and, at the end, it receives the
stop condition.
SUBADDRESSDATA 1 to DATA n
1D3
X X XD2 D1 D0
8/21
DATA BYTES (Address= 80(HEX)):
FUNCTIONSELECTION:
The firstbyte (subaddress)
MSBLSBSUBADDRESS
D7D6D5D4D3D2D1D0
BXXX0000INPUT ATTENUATION
BXXX0001SURROUND & OUT & EFFECT
-31dB
RECOMMENDED TO ATTENUATE-3dB IN INPUTATTENUATION DURING ”SRS OFF”
TO FULFILL SRS BYPASSMODE WHEN SRSFUNCTIONIS USED
15/21
TDA7464
POWER ON RESET
SURROUND & OUT CONTROL+ EFFECT CONTROLOFF + FIX + MAX ATTENUATION
SPEAKER/RECORD ATTENUATION L &R MODEMUTE + ZERO CROSS ATT.OFF
INPUT ATTENUATION + REAR SWITCHMAX ATTENUATION + ON
VOICE CANCELLEROFF
INPUTIN1
MIX SWITCHNO MIX PIN
SRS SURROUNDOFF + MAX ATTENUATION
BASS & MIDDLE2dB
TREBLE0dB
PIN DESCRIPTION
PINS: L-OUT, R-OUT, RECOUT-L, RECOUT-R
V
S
10Ω
20µAGND
D96AU477
GND
GND
PIN: HP2
V
S
PIN: HP1
LP1
HP2
V
S
GND
10K
60K
D94AU198
PIN: L-IN1, R-IN1, L-IN2, R-IN2,L-IN3, R-IN3,
L-IN4,R-IN4,
V
S
16/21
HP1
GND
5.5K
60K
D94AU199
5.5K
20µA
GND
20µA
50K
V
REF
D94AU200
TDA7464
PIN: VAR-L, VAR-R,
V
S
SW
30K
Vref
GND
PIN: LP1
V
S
20µA
D95AU227
20µA
PIN: CREF
V
S
PIN: SCL, SDA
GND
20K
20K
20µA
42K
D95AU336
20µA
10K
GND
HP1
PIN: PS1, PS2, PS3, PS4, LP
V
S
GND
20µA
D94AU211
D95AU308
PIN: NETW2
GND
GND
D94AU205
V
S
20µA
D96AU473
17/21
TDA7464
PIN: BASSO-L,BASSO-R,NETW1
V
S
20µA
GND
D95AU230
PIN: BASS-LO,BASS-RO,MIDDLE-LO,MIDDLE-RO,
V
S
20µA
PIN: BASS-LI,BASS-RI,MIDDLE-LI,MIDDLE-RI,
V
S
20µA
45K
:
GND
BASS-LO
BASS-RO,MIDDLE-LO,MIDDLE-RO
or
25K
Bass
: MIDDLE
D95AU231A
PIN: TREBLE-L,TREBLE-R
V
S
20µA
(*)
GND
BASS-LI,BASS-RI,MIDDLE-LI,MIDDLE-RI
(*) 45K :
Bass
25K : MIDDLE
PIN: VOUT REF
V
S
20µA
GND
10K
GND
D95AU232
D95AU233A
GND
D95AU309
PIN: NBLIN, NBRIN
V
S
D95AU234
25K
20µA
SWGND
18/21
PIN: NBLO, NBRO
V
S
GND
D95AU235A
TDA7464
VREF
19/21
TDA7464
DIM.
mminch
MIN.TYP.MAX.MIN.TYP.MAX.
A1.600.063
A10.050.150.0020.006
A21.351.401.450.0530.0550.057
B0.300.370.450.0120.0140.018
C0.090.200.0040.008
D12.000.472
D110.000.394
D38.000.315
e0.800.031
E12.000.472
E110.000.394
E38.000.315
D
D1
2333
34
B
44
1
e
22
E3D3E1
12
11
TQFP44
L1
E
L
0.10mm
.004
SeatingPlane
B
K
A
A2
A1
C
20/21
TDA7464
Information furnished is believed to be accurate and reliable. However, SGS-THOMSON Microelectronics assumes no responsibility for the
consequences of use of such information nor for any infringement of patents or other rightsof third parties which may result from its use. No
license is granted by implicationor otherwise under any patent or patentrights of SGS-THOMSON Microelectronics. Specification mentioned
in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied.
SGS-THOMSON Microelectronics products are not authorized foruseas criticalcomponents in life support devices or systems without express
written approval of SGS-THOMSON Microelectronics.