How it Works
Samsung
Loading...
x60
Schematics
51 pgs1.14 Mb0

Samsung x60 Schematics

- 이 문서는 삼성전자의 기술 자산으로 승인자만이 사용할 수 있습니다 -
- This Document can not be used without Samsung’s authorization -
10. 회로도
10-1 MAIN BOARD
SENS X06
145
1
4
2
3
D
SAMSUNG X06 9-2
Battery
Smart
Module
C
RJ45
BCM5788M
BROADCOM
B
A
SAMSUNG
OF
BA41-00529A
ELECTRONICS
246
PART NO.
PAGE
1
Circuit
Charging
SD/MS
CardBus
4 pin
DC/DC
DDR II
Thermistor
DDR II
SODIMM 0
DDR II
SODIMM 1
VRM
DDR II
1394
R5C841
R5532V002
CARDBUS
EEPROM
TPM
MICOM
Hitachi H8S
HD64F2169/2160
OPTIONAL
KBD
Scan
PAD
Touch
System
ANT
DDR II 533/400
R 1.3
CPU
IMVP-IV
DC/DC
478pin
L2 Cache : 2 MB
Mobile Processor
FAN
& Yonah
Dothan(w/533MHz)
CPU
EMC6N300
Thermistor
Channel A (Standard)
PSB
533 MT/S
LVDS
Internal Graphics
Dual channel
Channel B (Reverse)
1257 FCBGA
GMCH-M
Alviso-GM
CRT
TV
Direct Media Interface
x4/x2, 1.5V
USB0
CONN.
Mini PCI
33MHz, 3.3V PCI, 32bit
609 BGA
ICH6-M
USB1
USB2
USB3
AC’97
Wireless LAN
3.3V LPC, 33MHz
PATA
SATA
FWH
82802AC
HDD
U-ATA 100
Pri. IDE master
HDD
SATA 150
Sec. IDE slave
CD-ROM
OPTIONAL
MAIN
AQUILA-SONOMA
TITLE
MP
6/25/2005
DEV. STEP
DATE
REV
ANTONIO
ZHOU & GUO
DRAW
APPROVAL
CHECK
CD / DVD
June 25, 2005 12:21:39 PM
OPERATION BLOCK DIAGM
1.0
LAST EDIT
KEVIN LEE
MODULE CODE
2
3
Secondary
30P
30P
Primary
USB 0
SAMSUNG PROPRIETARY
PROPRIETARY INFORMATION THAT IS
EXCEPT AS AUTHORIZED BY SAMSUNG.
SAMSUNG ELECTRONICS CO’S PROPERTY.
THIS DOCUMENT CONTAINS CONFIDENTIAL
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
D
CK-410M
Clocking
SSDC
CRT
LCD
DC/DC
DC/DC Module
OPTIONAL
AUDIO
AD1981B
AC’97 Codec
MDC
Modem
Bluetooth
ANT
ON TOUCHPAD
3D
Sound
RJ11
OPTIONAL
Finger Print
AMP
TV
SVHS
C
USB 1
S/PDIF
MIC-IN
HP
AUDIO BOARD
B
2P
SPKR R
2P
SPKR L
A
4
D
3
2
4
1
B
C
A
D
SAMSUNG X06 9-3
C
B
A
463
OF
BA41-00529A
ELECTRONICS
PART NO.
PAGE
h 1F
VID Hex
08
h
061.308 V
DEEPER SLEEP
h
h0h
h
04
02
h 00
01
SAMSUNG
LOWEST FREQ.
h
h
h
h
h
h
1E
1D
h
h 1B
h 19
17
18
h
15h10
14
h
h
h
13
11
hhhhh 0E1.436 V
h
hhh
09
0A
0C
0B
1.164 V01.148 V
Voltage
1.180 V
1.196 V
1.132 V
1.084 V
1.100 V
1.068 V
1.052 V
1.036 V
0.988 V
1.004 V
0.972 V
0.956 V
0.924 V
0.940 V
0.908 V
0.892 V
0.876 V
1.116 V
VID0
1
0
1
0
0
011
VID1
1
0
VID2
0
0
0
0
0
0
0
VID3
0
0
VID4
0
0
1
1
1
VID5
1
h
h
h
h
3E
3F
3C
3D
VID Hex
1.692 V
Voltage
1.708 V1C1.676 V
1.660 V
0
1
0-1
VID0
1
0
0
1
VID1
0
0
0
0
VID2
0
0
0
0
VID3
0
0
0
0
VID4
0
0
0
0
CPU Core Voltage Table
VID5
0
1
0
0
1
1
0
0
0
0
1
1
h
h 3A
3B
1.628 V
1.644 V
1
0
0
0
1
1
0
0
0
00-
0
1
0
1
1
1
1
1
1
0
0
0
0
1
1
1
hhh
h
38
39
1.596 V
1.612 V
1
1
0
1
1
1
1
1
0
0
-
0
0
0
1
1
0
0
1
1
0
0
1
1 1.020 V
0
011
0
0
1
1
1
0
0
010
1
1
1
h
h
36
34131
1.564 V
1.532 V
1
0
1
101
0
1
0
0
0
111
1
0
0
0
0
0
0
1
1
1
0
1
1
h 33
32
1.500 V
1.516 V
0
1
0
0
1
1
1
1
0
0
0
0
1
1
1
0
1
hhh
0
1
0
0
1
1
0
1
h 30
1.468 V
1
1
1
1
0
0
0
0
1
0
1
h 37
1.580 Vh1.548 Vh1.484 V
0
0
0
1
0
0
1
0
0
0
0
1
1
h
2F
1.452 V
0
1
0
0
0
0
0
1
1
0
0
1
0
1
1
0
0
0
0
1
1
1
1
h 2C
2D
1.404 V
1.420 V
0
1
1
1
0
0
0
0
1
1
0
0
0
0
1
0
1
1
h 2B
1.388 V
0
0
1
0
1
0
0.764 V
0.860 V
1
0
1
1
1
2A
1.372 V
1
0
1
0
1
0
0.748 V
0.716 V
0.732 V
0.812 V
0.828 V350.796 V
0.844 V
0.780 V
0.700 V
0
1
1
11
1
1
01
1
101
1
1
1
29
28
1.340 V
1.356 V
1
1
0
1
1
1
1
1
0
0
1
1
1
-
0
0
10
0
1
0
0
0
1
1
0
0
0
0
0
1
1
1
1
12E0
1
1
101
1
1
1
1
1
h
h
hhhhh
h
26
23
27
25
24120
1.276 V
1.260 V
1.324 V
1.292 V
1
0
0
1
0
0
1
0
0
1
0
0
1
0
0
1
1
1
1
1
1
1
1
1
1
0
0
0
0
0
1
0
0
1
1
1
1
1
1
1
1
1
21
22
1.244 V
1.228 V
0
1
1
0
1
1
1
1
1
1
0
0
1
1
1
1
1
h
1.212 V
1
1
12
1
1
0
Clocks
ONhOFFhOFF
LOW0OFF
+V*S
ON
OFF
OFF
ON
OFF
ON03ON
OFF
OFF
ON
+V*ALW +V*
SLP_S5#
SLP_S4#
SLP_S3#
Signal
System Power States
ON
ON
ON2ON
ON
HIGH07HIGH05LOW
HIGH1HIGH
HIGH0DLOW
HIGH
HIGH0LOW
HIGH0FLOW1ALOW
LOW
LOW
S3-Hot (STR)16S4 (STD)
S0 (Full On)
S3-Cold (STR)
S5 (Soft Off)
MAIN
AQUILA-SONOMA
TITLE
MP
6/25/2005
DEV. STEP
DATE
ANTONIO
ZHOU & GUO
DRAW
CHECK
1
June 25, 2005 12:21:39 PM
BOARD INFORMATION
1.0
REV
LAST EDIT
KEVIN LEE
APPROVAL
MODULE CODE
HIGHEST FREQ.
3
E,F
A,B,C
Interrupts
0
102
REQ/GNT#
IDSEL#
AD23
AD25
G
AD21
Clock, Unused Clock Output Disable
Bus
SMBUS Master
D2h
-
Hex
1101 001x
Master
Address
-
-
-
A4h
A0h
D4h
1101 010x
1010 0000
1010 010X
Thermal Sensor
SMBUS Master
BATTERY INFORMATION
16h
-
5Eh
Master
0001 011X
0101 111X
(OPTION)
(OPTION)
SYSTEM PORT B
SYSTEM PORT A
BLUETOOTH
FINGER PRINTER
ASSIGNED TO
MCH-M Core Voltage (1.05V)
/
1.5V power rail (off in S4-S5)
1.5V switched power rail (off in S3-S5)
Core voltage for DOTHAN CPU (1.356 - 0.844V)
Primary DC system power supply (7 to 21V)
1.8V power rail(off in S4-S5)
0.9V power rail (off in S3-S5)
Processor System Bus(PSB) Termination (1.05V)
5V power rail (off in S4-S5)
3.3V power rail (off in S4-S5)
3.3V always on power rail for MICOM
3.3V power rail (Always on@AC-IN mode & off in S4-S5@BATT mode)
2.5V switched power rail (off in S3-S5)
5.0V switched power rail (off in S3-S5)
3.3V switched power rail (off in S3-S5)
4
SAMSUNG PROPRIETARY
PROPRIETARY INFORMATION THAT IS
EXCEPT AS AUTHORIZED BY SAMSUNG.
SAMSUNG ELECTRONICS CO’S PROPERTY.
THIS DOCUMENT CONTAINS CONFIDENTIAL
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
(OPTION)
Devices
LOM
Cardbus
External PCI Devices
Devices
CK-410 (Clock Generator)
CY25823ZC(Spread Spectrum)
ICH6-M
I C / SMBus Address
2
MiniPCI SLOT
BATTERY
SODIMM0
EMC6N300(Thermal Sensor)
MICOM
SODIMM1
USB PORT Assign
(OPTION)
1
PORT NUMBER
3
0
P1.5V_AUX
P1.5V
VTT
P1.8V_AUX
P0.9V
VCC_CORE
VDC
Voltage Rails
P3.3V_AUX
P3.3V_ALWAYS12P2.5V
P3.3V
MICOM_P3V
P5V
P5V_AUX
SCHEMATIC ANNOTATIONS AND BOARD INFORMATION
See revision notes in the changes file for more information.
REVISION HISTORY
D
B
A
4
3
2
1
SAMSUNG X06 9-4
D
C
C
B
A
464
OF
BA41-00529A
ELECTRONICS
SAMSUNG
PART NO.REV
PAGE
1
KBC3_VRON
ALVISO-GM
ICH6-M
P1.5V
TPM
R5C841
MICOM
EMA(AON)
MiniPCI
PCMCIA
LEDs
Thermal Sensor
FWH
SODIMM
ICH6-M
LCD
MDC
ALVISO-GM
CK410-M
P3.3V
R5C841
ICH6-M
ALVISO-GM
P2.5V
HDD
MiniPCI
PCMCIA
USB
ICH6-M
ODD
FAN CIRCUIT
HEATSINK
MDC
PS/2
MICOM
R5C841
CRT
DDR II-Termination
P0.9V
GMCH VCC_MCH
CPU VCCP
VTT
VCC_CORE
DOTHAN533 / YONAH
MAIN
POWER DIAGRAM
AQUILA-SONOMA
TITLE
1.0
MP
6/25/2005
DATE
DEV. STEP
ANTONIO
KEVIN LEE
ZHOU & GUO
DRAW
CHECK
APPROVAL
June 25, 2005 12:21:39 PM
LAST EDIT
MODULE CODE
2
KBC3_PWRON
BT
ICH6-M
ICH6-M MDC
LAN
DDR Power
ALVISO-GM
SODIMM (DDR II)
SAMSUNG PROPRIETARY
PROPRIETARY INFORMATION THAT IS
EXCEPT AS AUTHORIZED BY SAMSUNG.
SAMSUNG ELECTRONICS CO’S PROPERTY.
THIS DOCUMENT CONTAINS CONFIDENTIAL
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
P1.5V_AUX
KBC3_SUSPWR
ALWAYS
BATTERY
ADAPTOR
P3.3V_AUX
P3.3V_ALWAYS
P5V_AUX P5V
BRIDGE
BATTERY
P1.8V_AUX
VDC
3
MICOM_P3V
4
D
A
B
B
C
4
3
2
SAMSUNG X06 9-5
1
TPM
ODD
MINIPCI
CPU1_VID(0:5)
VTT
VCC_CORE
P1.5V
C
VTT
P1.8V_AUX
P1.5V
P2.5V
P3.3V
D
A
SAMSUNG
BA41-00529A
ELECTRONICS
546
PART NO.
PAGE OF
LCD
HOST CLOCK
REF CLOCK
PCI CLOCK
USB CLOCK
KBC3_PWRSW*
P3.3V_AUX
VDD_LCD
INV_VDC
(25-2)
FDS4465
VDC
LCD3_BKLTON
(27-2)
LCD2_BKLTON
CHP3_IVTPWRON
P3.3V
CLK GEN.
CHP3_PCISTP*
CHP3_CPUSTP*
CLK3_PWRGD*
SENSOR
THERMAL
KBC3_PWRGD
CLK3_PWRGD*
CPU
CPU1_A20M*/NMI*
CPU1_SLP*
CPU1_DPSLP*/DPRSLP*
CPU1_INIT*
CPU1_PWRGDCPU
CPU1_STPCLK*
BIST
(24)
CPU1_CPURST*
GMCH
RSTIN*
PWROK
(14-1)
(23-2)
PLT3_RSTF*
KBC3_IMVP4_PWRGD
CPU1_SLP*
CPU1_CPURST*
(27-1)
(26-1)
LCD2_BKLTON
LCD2_VDDEN
(26-2)
FDS4465
P3.3V
LCD2_VDDEN
KBC3_BKLTON
PLT3_RSTF*
FWH
PLT3_RSTF*
FWH3_INIT*
PLT3_RSTF*
HDD
PLT3_RSTF*
PCI3_RST*
CARDBUS
PCI3_RST*
MAIN
AQUILA-SONOMA
TITLE
MP
6/25/2005
DATE
DEV. STEP
ANTONIO
ZHOU & GUO
DRAW
CHECK
1
June 25, 2005 12:21:39 PM
POWER ON SEQUENCE
1.0
REV
LAST EDIT
KEVIN LEE
APPROVAL
MODULE CODE
2
P1.5V_AUX
VTT
(13)
(6-2)
VCC_CORE
IMVP4_PWRGD
(16)
(15)
P5V_AUX
SAMSUNG PROPRIETARY
PROPRIETARY INFORMATION THAT IS
EXCEPT AS AUTHORIZED BY SAMSUNG.
SAMSUNG ELECTRONICS CO’S PROPERTY.
THIS DOCUMENT CONTAINS CONFIDENTIAL
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
P5V
P3.3V_AUX
P1.5V_AUX
P3.3V
P1.5V
P2.5V
VTT
(13)
+-
CHP3_CPUSTP*
CHP3_PCISTP*
CHP3_DPRSLPVR
CPU1_SLP*
(14-1)
(14-1)
(14-1)
(14-1)
PRTC_BAT
CHP3_RTCRST*
(1-0)
(1-1)
+-
RTC BATTERY
VDC
(2-0)
BATTERY
CHP3_IVTPWRON
CPU1_PWRGDCPU
CPU1_A20M*/NMI*
CPU1_DPSLP*/DPRSLP*
CPU1_INIT*
CPU1_STPCLK*
(23-1)
(25-1)
(22)
(14-1)
(14-1)
(19)
ICH6-M
A20GATE
KBC3_A20G
AD_SEL
(2-1)
AC ADAPTOR
FWH3_INIT*
PCI3_RST*
PLT3_RST*
(21)
(21)
(23-1)
VRMPWRGD
RCIN*
KBC3_IMVP4_PWRGD
KBC3_PWRGD
KBC3_CPURST*
CHP3_SLPS3*
CHP3_SLPS4*/SLPS5*
CHP3_SUSSTAT*
(20)
(9)
(8-1/2)
PWROK
CHP3_PWRBTN*
KBC3_RSMRST*
VDC
KBC3_RST*
KBC3_RST*
MICOM_P3V
(3-0)
(3-1)
LP2951CM-3.3
CHP3_SLPS3*
CHP3_SLPS4*/SLPS5*
CHP3_SUSSTAT*
PLT3_RST*
99ms Later
CHP3_PME*
KBC3_PWRSW*
P3.3V_AUX
P3.3V
KBC3_PWRSW*
(4-1)
KBC3_VRON
CLK3_PWRGD*
KBC3_BKLTON
IMVP4_PWRGD
(21-1)
(10-2)
(12)
MICOM
than 3.3V OK
(7-1)
(7-2)
(18-1)
(18-2)
KBC3_IMVP4_PWRGD
KBC3_RSMRST*
CHP3_PWRBTN*
KBC3_PWRGD
POWER SWITCH
KBC3_SUSPWR
KBC3_PWRON
(5)
(10-1)
(17-2)
(17-1)
KBC3_CPURST*
KBC3_A20G
CHP3_PME*
(4-2)
LAN
P2.5V_LAN
P3.3V_ALWAYS
PCI3_RST*
P1.2V_LAN
VDC
P5V_AUX
VDC
P3.3V_AUX
KBC3_PWRON KBC3_SUSPWR KBC3_VRON
SC1485
VCCP / VCC_MCH
KBC3_SUSPWR
KBC3_VRON
P3.3V_ALWAYS
P5V_AUXOn DC/DC Module
(3-2)
(6-0)
LTC3728
KBC3_SUSPWR
AD_SEL
P2.5V
(11-0)
MIC5219
P3.3V_ALWAYS
KBC3_PWRON
(14-2)
VDC
VTTPWRGD
P3.3V_ALWAYS
P3.3V
(11-0)
FDS4465
KBC3_PWRON
LTC3735
P5V
VTTPWRGD
P3.3V_AUX
(6-1)
SI3443
VDC
KBC3_SUSPWR
P1.5V_AUX
IMVP-4
CHP3_DPRSLPVR
CHP3_CPUSTP*
(6-2)
P5V_AUX
P5V
P1.5V
(11-0)
FDS4465
P5V_AUX
KBC3_PWRON
P1.8V_AUX
P0.9V
MEM1_VREF
(11-1)
(11-1)
DDR II POWER
SC1486
KBC3_SUSPWR
P5V
(11-0)
FDS4465
KBC3_PWRON
3
4
1
B
D
D
A
SAMSUNG X06 9-6
2
C
B
24.576MHz
A
SAMSUNG
466
OF
BA41-00529A
ELECTRONICS
PART NO.
PAGE
1
MDC
DDR II
CHANNEL A
CLK0_MCLK0/0*
CLK0_MCLK1/1*
CPU
100MHz496MHz
DDR II
CHANNEL B
200MHz / 266MHz
CLK0_MCLK4/4*
CLK0_MCLK3/3*
GMCH
100MHz
AUDIO CODEC
12.288MHz
CHP3_AC97_AUD_BCLK
RTC CLOCK
CHP3_AC97_MDC_BCLK
ICH6-M
100MHz
100MHz
33MHz
48MHz
10MHz
32.768KHz
MICOM
33MHz
14.318MHz
FWH
33MHz
TPM
33MHz
24.576MHz
1394 CLOCK
MINIPCI
CARDBUS
33MHz
33MHz
25MHz
LAN
33MHz
MAIN
CLOCK DIAGRAM
AQUILA-SONOMA
TITLE
1.0
MP
6/25/2005
DATE
DEV. STEP
REV
ANTONIO
KEVIN LEE
ZHOU & GUO
CHECK
DRAW
APPROVAL
June 25, 2005 12:21:39 PM
LAST EDIT
MODULE CODE
2
100MHz / 133MHz
CLK0_HCLK0
100MHz / 133MHz
CLK0_HCLK0*
CLK0_HCLK1*
CLK0_HCLK1
CLK1_DREFCLK
CLK1_MCH3GPLL*
CLK1_MCH3GPLL
CLK1_DOTCLK
CLK1_DREFCLK*
CLK1_DREFSSCLK
CLK1_DREFSSCLK*
SSC
CY25823ZC
CLK1_DOTCLK*
14.318MHz
CLK3_SSCIN
CLOCK
GENERATOR
CLK1_PCIEICH*
14.318MHz
CLK1_PCIEICHCCLK3_PCLKICH3CLK3_PCLKMICOM
CLK3_AUD14
CLK1_SATA
CLK1_SATA*
CLK3_ICH14
CLK3_USB48
or
CK410-M
CY28411
ICS954201
CLK3_PCLKFWH
CLK3_PCLKCB
CLK3_TPMLPC
CLK3_PCLKLAN
CLK3_PCLKMIN
3
4
SAMSUNG PROPRIETARY
PROPRIETARY INFORMATION THAT IS
EXCEPT AS AUTHORIZED BY SAMSUNG.
SAMSUNG ELECTRONICS CO’S PROPERTY.
THIS DOCUMENT CONTAINS CONFIDENTIAL
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
14.318MHz
3
D
1
2
SAMSUNG X06 9-7
4
C
B
A
467
OF
BA41-00529A
ELECTRONICS
SAMSUNG
Zdiff=100ohm
PART NO.
PAGE
1
CLK0_HCLK0*
CLK0_HCLK0
CLK0_HCLK1*
CLK0_HCLK1
9-C3
12-B2
9-C3
CLK1_SATA
CLK1_MCH3GPLL
CLK1_SATA*
CLK1_MCH3GPLL*
CLK1_PCIEICH
20-B1
19-B4
19-B4
13-D4
13-D4
CLK1_PCIEICH*
CLK1_DOTCLK
CLK1_DOTCLK*
16-B2
20-B1
16-A2
P3.3V
MMZ1608S121AT
B18
B512
MMZ1608S121AT
C170
6.3V
10000nF
C646
100nF 100nF 100nF 47nF 47nF 47nF 10nF 10nF 1000nF
C176 C175 C167 C179 C644 C645 C647 C169
C177
100nF 100nF 47nF
11
48
VDD_48
VDD_REF
6.3V
10000nF
C168 C178 C166
37
38
VDD_A
VSS_A
33 1%
R587
41
CPU1
1%33
R588
40
CPU1*
1%33
R583
44
CPU0
33 1%
R584
43
CPU0*
33
32
35
36
SRC6
SRC6*
CPU2_ITP_SRC7
CPU2*_ITP_SRC7*
33 1%
R591
31
SRC5
1%33
R593
30
SRC5*
1% 33
R624
26
SRC4
1% 33
R625
27
SRC4*
1% 33
R620
24
SRC3
1% 33
R622
25
SRC3*
22
23
SRC2
SRC2*
1%33
R616
19
SRC1
1% 33
R618
20
SRC1*
17
CLK1_DREFCLK
33 1%
R611
18
14
SRC0
SRC0*
DOT96
CLK3_ICH14
CLK3_SSCIN
CLK1_DREFCLK*
CLK3_AUD14
13-A1
16-B246-C3
20-B1
13-A1
46-C3
46-C3 32-D4
1%
1%12.1
1%
1%
33
12.1
12.1
R614
R579
R581
R578
52
15
REF
DOT96*
49.9
1%
49.9
1%
49.9
1%
49.9
1%
49.9
1%
49.9
1%
49.9
1%
49.9
1%
49.9
1%
49.9 1%
49.9 1%
49.9
1% 1%49.9
1%
49.9
NO_STUFF
R586 R589 R582 R585
R590 R592
R623 R626
R619 R621
R615 R617
R612
Place Termination close to CK-410M
R613
CLK3_SMBCLK
CLK3_SMBDATA
MAIN
CLOCK GENERATOR
AQUILA-SONOMA
TITLE
1.0
MP
6/25/2005
REV
DATE
DEV. STEP
ANTONIO
KEVIN LEE
ZHOU & GUO
DRAW
CHECK
APPROVAL
June 25, 2005 12:21:39 PM
LAST EDIT
MODULE CODE
2
R569
RHU002N06
QF507
S
1
G
D
46-C422-D320-D2
16-B2
17-B217-B4 7-C4
2
QF506
RHU002N06
3
S
1
G
D
20-D2 22-D3 46-A416-B2
SMB3_CLK
17-B4 17-B2 7-B4
2
3
SMB3_DATA
R580
0
R577
0
NO_STUFF
NO_STUFF
3
4
ICS954201
CY28411ZC
CK-410M
U507
CY28411/ICS954201
10K
VDD_CPU
VDD_PCI01VDD_PCI1
VDD_SRC021VDD_SRC128VDD_SRC2
7
42
34
R156
FSA_USB48
FSB_TESTMODE
12
16
1% 33
R157
200 MHz
100 MHz
166 MHz
133 MHz
HOST CLK
FSC
BSEL0
FSBFSA
BSEL1
BSEL2
400 MHz
1
010
0 266 MHz
0 333 MHz
01
0
0
01
0
1
1
0
0
1 RSVD
1
1
1
1
10
20-A2 46-C3
CLK1_BSEL1
CLK3_USB48
PCI_STOP*
CPU_STOP*
FSC_TESTSEL
55
54
53
46-C242-C4
46-C220-C2
20-C2
9-C2 9-C3 13-A4 46-C3
9-C2 9-C3 13-A4 46-C3 12-B2
CLK1_BSEL2
CHP3_PCISTP*
CHP3_CPUSTP*
VTT_PWRGD*_PD
5
10
1%
1%
1%
12.1
100
33 1%
12.1
R610
R607
R606
R605
46-C334-C2
11-C4 16-B2 36-B2 36-C1 46-C3
25-C4 46-C2
26-A4 46-C3
CLK3_PCLKCB
CLK3_TPMLPC
CLK3_PWRGD*
CLK3_PCLKFWH
PCI2
PCI33PCI44PCI5
PCIF1
9
56
1%33
33 1%
33 1%
R604
R609
R576
46-D2
30-B4 46-C2
29-C4 46-B2
36-C2
CLK3_PCLKMIN
CLK3_PCLKLAN
CLK3_PCLKMICOM
SCLK46SDATA
PCIF0_ITPEN
8
47
1%
33
R608
7-A3 17-B2 17-B4
7-A3 17-B417-B2
20-C3 46-C2
CLK3_SMBCLK
CLK3_PCLKICH
CLK3_SMBDATA
XTAL_IN50XTAL_OUT
IREF
49
39
VSS_SRC
VSS_48
VSS_CPU45VSS_PCI02VSS_PCI1
6
51
29
13
1%
475
R145
2
1
Y500
14.31818MHz
Place 14.318MHz within
500mils of CK-410M
VSS_REF
C655
0.033nF
0.033nF
C642
P3.3V
P3.3V
2.2K
R953
2.2K
R952
TP4064
10K
SAMSUNG PROPRIETARY
PROPRIETARY INFORMATION THAT IS
EXCEPT AS AUTHORIZED BY SAMSUNG.
SAMSUNG ELECTRONICS CO’S PROPERTY.
THIS DOCUMENT CONTAINS CONFIDENTIAL
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
D
C
B
A
D
C
A
OF
BA41-00529A
ELECTRONICS
SAMSUNG X06 9-8
846
SAMSUNG
PART NO.
PAGE
CPU (1/3)
June 25, 2005 12:21:39 PM
1.0
LAST EDIT
REV
KEVIN LEE
APPROVAL
MODULE CODE
1
1
MAIN
AQUILA-SONOMA
AB24
D51*
D19*
L23
D50*
D18*
AC23
D49*
D17*
G25
AB25
D48*
D16*
H23
CPU1_DBI3*
12-B2
AD20
DINV3*
DINV1*
J26
12-B2
CPU1_DSTBP3*
CPU1_DSTBN3*
12-B2
12-B2
AE24
AE25
DSTBP3*
DSTBN3*
DSTBN1*
DSTBP1*
L24
K24
12-B2
12-B2
MT512
RMNT-2.5-1P
TITLE
6/25/2005
DATE
ZHOU & GUO
DRAW
MP
DEV. STEP
ANTONIO
CHECK
CPU1_D*(47:32)
12-D4
V24
U25
V26
Y23
AA26
Y25
D43*
D44*
D45*
D46*
D47*
D42*
U26
AA23
D41*
D40*
R23
R26
D39*
V23
R24
U23
D36*
D37*
D38*
D35*
DATA GRP 2
T25
AA24
D34*
CPU1_DBI2*
CPU1_DSTBN2*
12-B2
12-B2
T24
W25
Y26
D32*
D33*
DINV2*
DSTBN2*
CPU1_D*(63:48)
CPU1_DSTBP2*
12-B2
12-D4
W24
AF25
AF22
AF26
D61*
D62*
D63*
DSTBP2*
AD21
D60*
AE21
D59*
AF20
D58*
AD24
D57*
AF23
AE22
D56*
AC22
AC25
AD23
D52*
D53*
D54*
D55*
DATA GRP 3
AC20
DATA GRP 0DATA GRP 1
DSTBN0*
D15*
2
2 / 4
CPU500-2
C25
12-D4
E24
B23
E23
D24
C26
D4*
A21
B20
B24
B26
A24
B21
C20
D6*
D7*
D8*
D9*
D5*
D10*
D11*
D12*
D13*
D14*
DSTBP0*
DINV0*
D0*
D2*
D1*
D3*
A19
A22
A25
C23
C22
D25
12-B2
12-B2
12-B2
K25
12-D4
D31*
N25
D30*
H26
D29*
M25
D28*
N24
D27*
L26
D26*
D20*
D21*
D22*
D23*
D24*
D25*
J23
J25
F25
H24
G24
M23
M26
CPU1_HITM*
CPU1_HIT*
CPU1_DRDY*
CPU1_DBI0*
CPU1_D*(31:16)
CPU1_DSTBP0*
CPU1_DSTBN0*
CPU1_LOCK*
CPU1_TRDY*
CPU1_INIT*
CPU1_RS2*
CPU1_RS1*
CPU1_RS0*
CPU1_A20M*
CPU1_CPURST*
CPU1_IGNNE*
CPU1_FERR*
CPU1_D*(15:0)
CPU1_BPRI*
CPU1_BNR*
CPU1_BREQ*
CPU1_ADS*
CPU1_DBSY*
CPU1_DEFER*
3
12-C2
12-C2
12-C2
12-C2
12-B2
12-B2
12-B2
12-B2
12-B2
19-C2
12-B2
12-A2
12-C2
12-A2
12-A2
12-A2
19-C246-C3
19-C119-C2
19-C246-B3
CPU1_NMI
CPU1_INTR
CPU1_SMI*
19-C246-D4
19-C246-D4
19-C246-B2
19-C246-C4
CPU1_DBI1*
CPU1_DSTBP1*
CPU1_DSTBN1*
CPU1_STPCLK*
MT511
RMNT-2.5-1P
MT509
RMNT-2.5-1P
3 2
VTT
K1
N2
ADS*
L1
J3
BNR*
N4
BPRI*
BR0*
A7
M2
DBR*
L4
DBSY*
DEFER*
H2
DRDY*
K4
HITM*
A4
IERR*
B5
INIT*
J2
M3
TRDY*
LOCK*
K3
HIT*
B11
RESET*
RS2*
RS1*
H1
RS0*
C2
A20M*
L2
ADDR GROUP 0
1 / 4
CPU500-1
AA2
12-D2
A16*
AA3
A4*
A5*R3A6*
A7*
A8*
A9*
A10*W2A11*
A14*Y3A15*
A12*
A13*
T4
Y4
Y1
U1
W1
ADSTB0*
A3*
T1
V3
V2
P4
U4
U3
12-C2
12-B2
REQ3*
REQ4*
P1
A31*
A30*
REQ0*
REQ1*T2REQ2*
P3
R2
AF3
AF1
12-D2
AE1
AD6
AE2
AD5
AC6
AB4
A24*
A25*
A26*
A27*
A28*
A29*
4
D3
FERR*
A23*
AD2
A3
AE4
IGNNE*
A21*
A22*
AC3
AD3
D1
A20*
AC7
B4
C6
SMI*
LINT0D4LINT1
STPCLK*
LEGENCY CPU
ADDR GROUP 1
ADSTB1*
A17*
A18*
A19*
AF4
AE5
AC4
12-C2
MT508
RMNT-2.5-1P
4
SAMSUNG PROPRIETARY
PROPRIETARY INFORMATION THAT IS
EXCEPT AS AUTHORIZED BY SAMSUNG.
SAMSUNG ELECTRONICS CO’S PROPERTY.
THIS DOCUMENT CONTAINS CONFIDENTIAL
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
D
CPU1_A*(16:3)
C
CPU1_ADSTB0*
CPU1_REQ*(4:0)
CPU1_A*(31:17)
CPU1_ADSTB1*
B B
A
3
2
D
1
SAMSUNG X06 9-9
4
C
VTT
R113
200
42-C4 46-D4
9-C3
VTT
1K 1%
R122
0
R123
7-C4 46-C313-A49-C3
1%1K
R136
NO_STUFF
0
R137
7-C4 46-C313-A49-C3
NO_STUFF
B
C147
C150C155
C107
C129
C128
C149
C106
C148
C127
EC12
100nF
100nF
100nF
100nF
100nF
100nF
100nF
100nF
100nF
100nF
4V
220uF
16V 16V16V
16V
16V
16V
16V
16V
16V
16V
AL
VTT
CPU1_PSI*
CLK1_BSEL1
CLK1_BSEL2
A
SAMSUNG
AQUILA-SONOMA
TITLE
6/25/2005
DATE
ZHOU & GUO
DRAW
BA41-00529A
ELECTRONICS
PART NO.
MAIN
CPU (2/3)
1.0
MP
REV
DEV. STEP
ANTONIO
KEVIN LEE
APPROVAL
CHECK
OF
946
PAGE
14
June 25, 2005 12:21:39 PM
LAST EDIT
MODULE CODE
2
6.3V
10uF
C654
P1.5V
16V
100nF
C165
D12
B1
AC26
D10
F26A15
D14
D16
E11
VCCP2
VCCA0
VCCA1N1VCCA2
VCCA3
VCCP1
VCCP3
VCCP4
VCCAVCCPXDP/ITP
VCCP5
HCLKPWR MGMTVIDTHERMMISC
ITP_CLK1
ITP_CLK0
BCLK0
BCLK1
3 / 4
CPU500-3
A16
B15
B14
VTT
R117
200
7-C1
7-C1
CLK0_HCLK0
CLK0_HCLK0*
SLP*
DPRSTP*
DPSLP*
DPWR*
A6
B7
G1
C19
46-B222-B319-C2
19-C2 22-B3 46-C3
12-A2 19-C2 46-D4
CPU1_SLP*
CPU1_DPWR*
CPU1_DPSLP*
CPU1_DPRSLP*
PWRGOOD
E4
12-B2
CPU1_PWRGDCPU
F14
F16
E13
E15
F10
F12
VCCP6
VCCP7
VCCP8
VCCP9
VCCP10
1
5
4
3
2
46-B342-B142-A2
46-A2
19-C2
CPU1_VID(5:0)
VTT
M22
L21
M6
VCCP16N5VCCP17
VCCP11K6VCCP12L5VCCP13
VCCP14
VCCP15
THERMDA
THERMDC
VID0F2VID1F3VID2G3VID3G4VID4H4VID5
PROCHOT*E1PSI*
E2
B18
A18
B17
0
46-B211-C2
11-B2 46-A2
CPU2_THERMDA
CPU2_THERMDC
CPU1_PROCHOT*
N21
P22
R21
VCCP18P6VCCP19
VCCP20R5VCCP21
VCCP22T6VCCP23
THERMTRIP*
BSEL0
BSEL1
C17
C16
C14
46-C313-A49-C27-C4
19-C219-C113-A111-B4 46-D2
46-B211-C2
9-C2 42-C4 46-D4
7-C4 9-C2 13-A4 46-C3
CPU1_PSI*
CLK1_BSEL1
CLK1_BSEL2
CPU1_THRMTRIP*
T22
U21
VCCP24
VCCP25
GTLREF0
AD26
COMP3
AB1
R110
1% 54.9
P23
W4
VCCQ1
COMP2
P26
AB2
R144
R109
27.41%
B10
VCCQ0
COMP0
COMP1
P25
R143
1% 27.4
C9
A10
PRDY*
PREQ*
VCCSENSE
VSSSENSE
AF6
AE7
BPM0*C8BPM1*B8BPM2*A9BPM3*
RSVD2
RSVD3
NC1_RSVD1
B2
C3
AF7
CPU1_TDO
CPU1_TCK
CPU1_TDI
10-A346-C4
46-C4 10-A3
46-C4 10-A3
A13
C12
A12
C11
TDI
TCK
TDO
RSVD4
RSVD5
C5
E26
AC1
R108
54.9
54.9
R121
CPU1_TRST*
CPU1_TMS
10-A3
10-A346-C4
B13
TMS
TRST*
TEST1
TEST2
F23
1K 1K
1%
1%
NO_STUFF
NO_STUFF
R115 R114
NO_STUFF
NO_STUFF
3
SAMSUNG PROPRIETARY
PROPRIETARY INFORMATION THAT IS
EXCEPT AS AUTHORIZED BY SAMSUNG.
SAMSUNG ELECTRONICS CO’S PROPERTY.
THIS DOCUMENT CONTAINS CONFIDENTIAL
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
R111
2K
R112
1% 54.91%
1K
1%
VTT
COMP 0 , 2 <(COMP 1,3) should be connected
Z0=27.4 ohm (55 ohm) trace shorter than
1/2 " to their respective Banias Pins
THERTRIP* should connect to ICH6M & Alviso
OD signal driven by CPU and GMCH
D
C
of the First GTLREF0 with Z0= 55 ohm trace
GTLREF : Keep the Voltage divider within 0.5"
Minimize coupling of any switching signals to this net
B
A
B
4
D
D
1
A
2
C
SAMSUNG X06 9-10
3
C
B
A
4610
OF
BA41-00529A
ELECTRONICS
SAMSUNG
PART NO.
PAGE
14
AF24 AF21 AF19 AF17 AF15 AF13 AF11 AF9 AF5 AF2 AE26 AE23 AE20 AE18 AE16 AE14 AE12 AE10 AE8 AE6 AE3 AD25 AD22 AD19 AD17 AD15 AD13 AD11 AD9 AD7 AD4 AD1
G23
VSS65
VSS1
A2
G26
VSS67H3VSS68H5VSS69
VSS66
VSS192 VSS191 VSS190 VSS189 VSS188 VSS187 VSS186 VSS185 VSS184 VSS183 VSS182 VSS181 VSS180 VSS179 VSS178 VSS177 VSS176 VSS175 VSS174 VSS173 VSS172 VSS171 VSS170 VSS169 VSS168 VSS167 VSS166 VSS165 VSS164 VSS163 VSS162 VSS161
VSS3
VSS2
A8
A5
A11
H21
VSS4
A14
H25
VSS5
A17
VSS70
VSS6
A20
J22
J24
VSS71J1VSS72J4VSS73J6VSS74
VSS75
CPU500-4
VCC_CORE VCC_CORE
VSS9
VSS11
VSS8
VSS7
VSS10
B6
B3
A26
A23
K2
VSS76
VSS12
B9
K5
K21
VSS77
VSS78
AA17
VCC37
VCC1
4 / 4
D6
VSS14
VSS13
B16
B12
K23
VSS79
AA19
VCC38
VCC2
D8
VSS15
B19
K26
VSS80
VSS81L3VSS82L6VSS83
AA21
AB6
VCC39
VCC40
VCC4
VCC3
D20
D18
VSS17
VSS16
B25
B22
AB8
VCC41
VCC5
D22
VSS18
C1
L22
AB10
VCC42
VCC6
E5
VSS19
C4
L25
AB12
E7
M4
VSS84
VSS85M1VSS86
AB14
AB16
VCC43
VCC44
VCC45
VCC8
VCC9
VCC7
E9
E17
VSS20C7VSS21
VSS22
C10
C13
M21
M24
VSS87M5VSS88
AB18
AB20
AB22
VCC46
VCC47
VCC10
VCC11
F6
E19
E21
VSS23
VSS24
C15
C18
C21
N3
VSS89
VSS90
AC9
VCC48
VCC49
VCC12
VCC13F8VCC14
VSS25
VSS26
C24
N6
N22
VSS91
VSS92
AC11
AC13
VCC50
VCC51
VCC15
F18
F20
VSS27D2VSS28
D5
N23
VSS93
AC15
VCC52
VCC16
F22
VSS29
D7
N26
P2
VSS94
VSS95
AC17
AC19
VCC53
VCC54
VCC17G5VCC18
G21
VSS30D9VSS31
D11
P21
VSS96P5VSS97
AD8
AD10
VCC55
VCC56
VCC19
VCC20
H6
H22
VSS32
VSS33
D13
D15
P24
VSS98
AD12
VCC57
VCC21
J5
VSS34
D17
R1
AD14
J21
D19
R22
VSS99
VSS100R4VSS101R6VSS102
AD18
AE9
AD16
VCC60
VCC58
VCC59
VCC23
VCC24U5VCC25V6VCC26
VCC22
K22
VSS35
VSS36
VSS37
D26
D21
D23
R25
VSS103
AE11
VCC61
VCC62
V22
VSS38
VSS39
E3
T5
T3
VSS105
VSS104
AE13
AE15
VCC63
VCC64
VCC27W5VCC28
W21
VSS40
VSS41E8VSS42
E6
T21
T23
VSS106
AE17
AE19
VCC65
VCC29
Y6
Y22
E10
E12
T26
U2
VSS107
VSS108
AF8
AF10
VCC66
VCC67
VCC30
VCC31
AA7
AA5
VSS43
VSS44
E14
E16
U22
VSS109
VSS110U6VSS111
AF12
AF14
VCC68
VCC69
VCC33
VCC32
AA9
AA11
VSS45
VSS46
E18
E20
U24
VSS112
AF16
VCC71
VCC70
VCC34
VCC35
AA13
VSS48
VSS47
E22
VSS113V1VSS114
AF18
VCC72
VCC36
AA15
VSS49
E25
V4
V21
V25
VSS115V5VSS116
VSS117
VSS118W3VSS119
VSS50F1VSS51F4VSS52F5VSS53F7VSS54
F9
W6
VSS55
F11
W22
W23
VSS120
VSS56
F15
F13
W26
Y2
VSS121
VSS122
VSS58
VSS57
F17
F19
Y21
VSS123
VSS124Y5VSS125
VSS59
VSS60
F21
F24
Y24
VSS126
VSS62
VSS61
G2
AA1
AA4
VSS127
VSS128
VSS63G6VSS64
G22
VSS160 VSS159 VSS158 VSS157 VSS156 VSS155 VSS154 VSS153 VSS152 VSS151 VSS150 VSS149 VSS148 VSS147 VSS146 VSS145 VSS144 VSS143 VSS142 VSS141 VSS140 VSS139 VSS138 VSS137 VSS136 VSS135 VSS134 VSS133 VSS132 VSS131 VSS130 VSS129
AC8 AC5 AC2
AB9 AB7 AB5 AB3
AA8 AA6
AC24 AC21 AC18 AC16 AC14 AC12 AC10
AB26 AB23 AB21 AB19 AB17 AB15 AB13 AB11
AA25 AA22 AA20 AA18 AA16 AA14 AA12 AA10
MAIN
CPU (3/3)
AQUILA-SONOMA
TITLE
1.0
MP
6/25/2005
REV
DATE
DEV. STEP
ANTONIO
KEVIN LEE
ZHOU & GUO
DRAW
CHECK
APPROVAL
June 25, 2005 12:21:39 PM
LAST EDIT
MODULE CODE
2
6.3V
C115
10000nF
6.3V
C79
10000nF
6.3V
C124
10000nF
6.3V
C119
10000nF
6.3V
C116
10uF,2012 x 35pcs
5mohm ESR, 0.6nH ESL
9mohm ESR, 1.8nH ESL
330uF,7343
Low-frequency Decoupling
AL
2V
330uF
EC506
AL
2V
330uF
EC10EC507
NO_STUFF
330uF
2V
AL
Vcc-core Decoupling (Refer to IMVP-IV Option #4)
VCC_CORE
Mid-frequency Decoupling
VCC_CORE
C80 C153 C121 C118 C77 C151 C120 C117 C76 C152 C122 C104 C84 C154 C105
6.3V
6.3V
6.3V
6.3V
6.3V
6.3V
6.3V
6.3V
6.3V
6.3V
6.3V
6.3V
6.3V
6.3V
6.3V
10000nF 10000nF 10000nF 10000nF 10000nF 10000nF 10000nF 10000nF 10000nF 10000nF 10000nF 10000nF 10000nF 10000nF 10000nF 10000nF
C81 C108 C145 C140 C82 C123 C144 C141 C83 C126 C146 C142 C78 C125 C143
6.3V
6.3V
6.3V
6.3V
6.3V
6.3V
6.3V
6.3V
6.3V
6.3V
6.3V
6.3V
6.3V
6.3V
6.3V
10000nF 10000nF 10000nF 10000nF 10000nF 10000nF 10000nF 10000nF 10000nF 10000nF 10000nF 10000nF 10000nF 10000nF 10000nF
VTT
CPU1_TMS
CPU1_TDO
CPU1_TDI
CPU1_TCK
9-B246-C4
9-B246-C4
46-C4 9-B2
46-C4 9-B2
Refer to Sonoma Platform Design Guide(4.6.1.4)
R124
150 1%
R126
54.9 1%
R127
NO_STUFF
39.2 1%
1%
CPU1_TRST*
9-B2
680
27.4
R125 R128
3
SAMSUNG PROPRIETARY
PROPRIETARY INFORMATION THAT IS
EXCEPT AS AUTHORIZED BY SAMSUNG.
SAMSUNG ELECTRONICS CO’S PROPERTY.
THIS DOCUMENT CONTAINS CONFIDENTIAL
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
D
B
1
COM-22C-015(1996.6.5) REV. 3
2
3
C
D
4
A
f:/users/ecad04/mentor/Aquila-S/SR/MP_0625
C
B
A
4611
OF
BA41-00529A
ELECTRONICS
SAMSUNG
PART NO.
PAGE
1
Q7
Where: Tp = 75 to 106 deg. C
Tp = 1.5V*16 + 75 = 99 deg. C
Guardian Temp-torelance = +/- 3 deg. C
Vset = (Tp-75)/16
10K
R653
R197
10K
P3.3V
R178
10K
P3.3V_AUX
P1.5V
R196
49.9
16V
C233
100nF
1%
MMBT3904
3
2
1
C191
2.2nF
CPU2_THERMDA
KBC3_THERM_SMDATA
CPU2_THERMDC
KBC3_THERM_SMCLK
9-C346-B2
36-C246-C2
46-B2 9-C3
46-C2 36-A2
C190
2.2nF
Nearby MEMORY
MEM3_OVERT*
P3.3V
36-B446-B3
HW_FAILSAFE# output is asserted ’0’ when
the Remote Diodes 1 temp. exceed the temp.
as an input to the THERN_STP# logicExternal interrupt generated on ATF_INT# pin
theshold (Tp) established by the VSET input pin.
HW_FAILSAFE# is an internal signal routed
NO_STUFF
NO_STUFF
NO_STUFF
NO_STUFF
NO_STUFF
R600
10K
VTT
CPU3_ALERT*
46-B3 20-A4
Q516
3
1
1.5K
R602
1%
R603
54.9
MMBT3904
2
3
1
1%
475
R601
1%
46-A29-C3
2
Q509
MMBT3904
MAIN
AQUILA-SONOMA
CPU/DDR Thermal Sensor
TITLE
1.0
MP
6/25/2005
REV
DATE
DEV. STEP
ANTONIO
KEVIN LEE
ZHOU & GUO
DRAW
CHECK
APPROVAL
June 25, 2005 12:21:39 PM
LAST EDIT
undefined
MODULE CODE
2
17
18
2
1
22
4
VSET
+3VSUS
THCLK_SMB
THDAT_SMB
REM_DIOD2_N
THERMTRIP1*
VSUS_PWRGD
+3V_PWROK*
+RTC_PWR3V
POWER_SW*
EMC6N300
U11
R194
CPU / DDR Thermal Sensor
10K
P3.3V_AUX
6
7
5
11
10
21
100K
100K
46-B336-B2 36-D2 36-D4
R195
R652
36-C136-B216-B27-C4 46-C3
36-C426-A422-B320-A2 46-B3
37-C3
P3.3V_AUX P3.3V_AUXP5V_AUX
KBC3_PWRGD
CLK3_PWRGD*
KBC3_PWRSW*
15
12
19
20
INTRUDER*
REM_DIOD1_P
REM_DIOD2_P
REM_DIOD1_N
SMBADDRSEL
THERMTRIP2*
THERMTRIP3*
HW_LOCK*
8
13
14
100K
R651
16
24
3
VSS
RESERVED
THERM_STP*
THERMTRIP_SIO
SMBUS ADDRESS 5Eh
VCP
ATF_INT*
9
23
21
D520
MBR0520LT1
46-C236-B4
43-B2
CPUPWRON
0101 111X
CHP3_THRMTRIP*
46-D2 36-B2
R638
10K
Q514
3
1
MMBT3904
P3.3V
1%
1.5K
R639
OTP(Over Temp. Protection);
the 2 monitored voltages VCP and +3VSUS exceed preset limits
when any of the 3 thermal diodes and/or
CPU1_PROCHOT*
2
3
2
1
1%
Q515
475
19-C219-C113-A19-C3 46-D2
R637
MMBT3904
3
Refer To Thermal Sensor Layout Guidelines.
- Use recommended trace widths and spacings (10mil)
- Place a ground plane under the traces.
- Keep traces away from fast data buses and CRT signal.
- Keep traces away from high voltage (+12V bus)
- Place the Thermal Sensor close to a remote diode.
- Use guard traces flanking DXP and DXN and connecting to GND
KBC3_THERM_ALERT*
SAMSUNG PROPRIETARY
PROPRIETARY INFORMATION THAT IS
EXCEPT AS AUTHORIZED BY SAMSUNG.
SAMSUNG ELECTRONICS CO’S PROPERTY.
THIS DOCUMENT CONTAINS CONFIDENTIAL
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
CPU1_THRMTRIP*
4
2
B
1
4D4
33
12
SAMSUNG X06 9-12
D
D
C
C
B
A
A
4612
OF
BA41-00529A
ELECTRONICS
SAMSUNG
PART NO.
PAGE
VTT
R119
16V
100nF
C92
100
1%
R120
200
1
12-C2 46-B3
0.7V
MCH1_HVREFMCH1_HVREF
CPU1_A*(31:3)
CPU1_ADS*
CPU1_BREQ*
CPU1_BPRI*
CPU1_BNR*
CPU1_ADSTB1*
CPU1_ADSTB0*
CPU1_CPURST*
CPU1_DBSY*
CPU1_DEFER*
CLK0_HCLK1
CLK0_HCLK1*
CPU1_DBI3*
CPU1_DPWR*
CPU1_DBI2*
CPU1_DBI1*
CPU1_DBI0*
CPU1_DSTBP0*
CPU1_DSTBN3*
CPU1_DSTBN2*
CPU1_DSTBN1*
CPU1_DSTBN0*
CPU1_DRDY*
CPU1_HITM*
CPU1_HIT*
CPU1_DSTBP3*
CPU1_DSTBP2*
CPU1_DSTBP1*
CPU1_REQ*(4:0)
CPU1_LOCK*
(DEFAULT)
ICH : Legancy mode
HSLPCPU*
GMCH: Enhanced mode
CPU1_TRDY*
CPU1_SLP*
CPU1_RS2*
CPU1_RS1*
CPU1_RS0*
MAIN
ALVISO (1/5)
AQUILA-SONOMA
TITLE
1.0
MP
6/25/2005
DEV. STEP
REV
DATE
ANTONIO
KEVIN LEE
ZHOU & GUO
CHECK
APPROVAL
DRAW
June 25, 2005 12:21:39 PM
LAST EDIT
MODULE CODE
8-B4
8-C308-C3
8-C4
8-C4
8-C3
12-C1
46-B3
7-C1
8-C3
8-C3
8-B2
8-C3
8-C2
8-C3
7-C1
8-C1
8-B1
8-B1
9-C3
8-C2
8-B2
8-B1
8-B2
8-C2
8-C3
8-C1
8-C3
8-C3
8-C3
8-C1
8-B3
8-C4
8-C3
8-C3
8-C3
46-D4 19-C2 9-C3
2
2
0
3
G9
HA3*
5
6
B7
HA4*C9HA5*E9HA6*
A10
HA7*
9627
8
D8
HA8*F9HA9*
10
B10
E10
HA10*
HA11*
12
G10
13
HA12*
14
15
E11
F10
HA13*D9HA14*
16
G11
HA15*
HA16*
17
G13
HA17*
18
C10
HA18*
19
C11
D11
HA19*
HA20*
21
C12
HA21*
22
B13
A12
HA22*
24
F12
HA23*
HA24*
25
G12
HA25*
26
E12
27
C13
HA26*
28
B11
HA27*
HA28*
29
D13
30
A13
HA30*
HA29*
31
F13
HA31*
F8
E13
HADS*
HADSTB*0B9HADSTB*1
J11
HVREF
A5
HBNR*
D5
E7
HBPRI*
H10
AB1
HBREQ0*
HCPURST*
AB2
HCLKINP
HCLKINN
C6
E6
HDBSY*
HDEFER*
U5
G6
F7
HDRDY*
HDINV*0H8HDINV*1K3HDINV*2T7HDINV*3
HDPWR*
G4
K1
R3
HDSTBN*0
HDSTBN*1
HDSTBN*2
V3
K2
HDSTBP*0G5HDSTBP*1
HDSTBN*3
TP2658
W4
F6
D4
D6
HHIT*
HEDRDY*
HDSTBP*2R2HDSTBP*3
TP2657
B3
A11
HHITM*
HLOCK*
1
D7
HREQ*0A7HREQ*1
HPCREQ*
2
3
B8
HREQ*2
4
A8
A4
C5
HRS0*
HREQ*3C7HREQ*4
B4
HRS1*
HRS2*
R568
G8
B5
HTRDY*
HCPUSLP*
HOST
HD48*
HD5*
HD3*
HD0*E4HD1*
HD2*
HD4*
1 / 5
ALVISO500-1
ALVISO-GMCH
F4
E1
E2
H7
3
2
4
0
HD6*
F1
E3
5
6
HD10*J7HD11*J8HD12*H6HD13*F3HD14*K8HD15*H5HD16*
HD7*
HD8*K7HD9*
F2
D3
7
10208
13
11639
15
142312
HD17*
HD18*
HD19*
K5
K6
H1
H2
19
16
18
17
HD21*G3HD22*H3HD23*J1HD24*L5HD25*K4HD26*J5HD27*P7HD28*L7HD29*
HD20*
J4
23427
241%26
22
20
25
21
HD30*
HD31*
HD32*
HD33*
HD34*R6HD35*
HD36*P3HD37*
HD38*R7HD39*
J3
L3
P5
V6
U7
31
33
29
28
34
32
30
R5
35
T8
37
36
HD40*U8HD41*R4HD42*T4HD43*T5HD44*R1HD45*
R8
39
38
40
41
43
42
HD49*
HD46*
HD47*
HD50*V5HD51*W8HD52*W7HD53*U2HD54*U1HD55*Y5HD56*Y2HD57*V4HD58*Y7HD59*
T3
V8
U3
U6
W6
53
49
51
47145
44
50
46
48
541152
HD60*
HD61*
HD62*
HD63*
HXRCOMPC1HXSCOMPC2HXSWINGD1HYRCOMPT1HYSCOMPL1HYSWING
Y3
Y6
W3
W2
W1
57
55
59
61
60
56
58
P1
1%
1%54.9
24.9 1%
24.9
54.9 1%
3
3
1608
R131
R135
R132
R129
VTT
SAMSUNG PROPRIETARY
SAMSUNG PROPRIETARY
PROPRIETARY INFORMATION THAT IS
PROPRIETARY INFORMATION THAT IS
EXCEPT AS AUTHORIZED BY SAMSUNG.
EXCEPT AS AUTHORIZED BY SAMSUNG.
SAMSUNG ELECTRONICS CO’S PROPERTY.
SAMSUNG ELECTRONICS CO’S PROPERTY.
THIS DOCUMENT CONTAINS CONFIDENTIAL
THIS DOCUMENT CONTAINS CONFIDENTIAL
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
CPU1_D*(63:0)
D
12-B4 46-B2
8-C1 8-C2
VTT
0.327V
MCH1_HYSWING
46-B2 12-A4
1%
221
R133
C134
R134
B
B
100nF
100
16V
1%
0.327V
MCH1_HXSWING
100nF
C130
10V
46-B2 12-A4
VTT
C
C
R130
R118
100
1%
221
1%
12-C4 46-B2
MCH1_HXSWING
MCH1_HYSWING
4 1
4
A
A
D
B
D
4
A
SAMSUNG X06 9-12
3 1
C
2
C
B
A
(Def.)
(Def.)
DDR-1
Mobile CPU (Def.)
Normal
Enabled (def.)
VCC 1.5V
P1.8V_AUX
High
DMIx4 (Def.)
Normal(Def.)
VCCP 1.2V
SDVO Present
SAMSUNG
VTT 1.2V
x4 only
Iris(Grantsdale)
VCC 1.5V
MEM1_CS0*
MEM1_CS1*
MEM1_CS2*
MEM1_CS3*
MEM1_ODT0
MEM1_ODT1
MEM1_ODT2
VCC 1.05V
Alviso
Feature
VCC_GMCH
VTT 1.05V
x2 / x4
DMI
VCCP
DMI1_TXN0
DMI1_TXP0
DMI1_RXN0
DMI1_RXP0
20-C1
20-C1
20-C1
20-C1
DMI1_TXN1
DMI1_TXP1
DMI1_RXN1
DMI1_RXP1
20-C1
20-C1
20-C1
20-C1
DMI1_TXN2
DMI1_TXP2
DMI1_RXN2
DMI1_RXP2
20-C1
20-C1
20-C1
20-C1
DMI1_TXN3
DMI1_TXP3
DMI1_RXN3
DMI1_RXP3
20-B1
20-B1
20-C1
20-C1
CLK1_MCLK1
CLK1_MCLK0
17-C4
17-C4
CLK1_MCLK3
CLK1_MCLK4
CLK1_MCLK0*
17-C2
17-C4
17-C2
CLK1_MCLK1*
CLK1_MCLK3*
CLK1_MCLK4*
17-C4
17-C2
17-C2
MEM1_CKE0
MEM1_CKE1
MEM1_CKE2
MEM1_CKE3
17-C218-C4
18-C4 17-C246-B224-A413-A4
18-C4 17-C4
18-C4 17-C4
18-D4 17-C4
18-D4 17-C4
17-C218-D4
17-C218-C4
40.2 1%
R72
AN16
AM14
AH15
AG16
SM_CS0*
LVBG
LVREFH
F28
F27
1.5K
R42
SM_CS1*
SM_CS2*
SM_CS3*
LVREFL
LACLKN
B30
1%
AF22
LACLKP
B29
C25
AB31
AC33
AB33
AD35
AC35
AD37
AC37
AM33
AA31
Y31
AA33
Y33
AB35
AA35
AB37
AA37
AC31
W36 V32 U36 T32 R36 P32 N36 M32 L36 K32 J36 H32 G36 F32 E36 D32
Y36 W32 V36 U32
TP2592
1%
24.9
R43
T36 R32 P36 N32 M36 L32 K36 J32 H36 G32 F36 E32
W34 V30 U34 T30 R34 P30 N34 M30 L34 K30 J34 H30 G34 F30 E34 D30
Y34 W30 V34 U30 T34 R30 P34 N30 M34 L30 K34 J30 H34 G30 F34 E30
D34 D36
P1.5V
EXP_TXP15 EXP_TXP14 EXP_TXP13 EXP_TXP12 EXP_TXP11
EXP_TXP10 EXP_TXP9 EXP_TXP8 EXP_TXP7 EXP_TXP6 EXP_TXP5 EXP_TXP4 EXP_TXP3 EXP_TXP2 EXP_TXP1 EXP_TXP0
EXP_TXN15
EXP_TXN14
EXP_TXN13
EXP_TXN12
EXP_TXN11
EXP_TXN10
EXP_TXN9 EXP_TXN8 EXP_TXN7 EXP_TXN6 EXP_TXN5 EXP_TXN4 EXP_TXN3 EXP_TXN2 EXP_TXN1 EXP_TXN0
EXP_RXP15
EXP_RXP14
EXP_RXP13
EXP_RXP12
EXP_RXP11
EXP_RXP10
EXP_RXP9 EXP_RXP8 EXP_RXP7 EXP_RXP6
PCI-EXPRESS GRAPHICS
EXP_RXP5 EXP_RXP4 EXP_RXP3 EXP_RXP2 EXP_RXP1 EXP_RXP0
EXP_RXN15 EXP_RXN14 EXP_RXN13 EXP_RXN12 EXP_RXN11
EXP_RXN10CFG5 EXP_RXN9 EXP_RXN8 EXP_RXN7 EXP_RXN6 EXP_RXN5 EXP_RXN4 EXP_RXN3 EXP_RXN2 EXP_RXN1 EXP_RXN0
EXP_ICOMPO
EXP_COMPI
SDVOCTRL_DATA
H25
H24
DMI0TXP
DMI0TXN
DMI0RXP
DMI1RXP
DMI0RXN
DMI1RXN
MISCTVVGALVDS
GCLKN
SDVOCTRL_CLK
GCLKP
AB29
AC29
TVDAC_A
TVDAC_B
A15
A17
C16
TV_REFSET
TVDAC_C
TV_IRTNA
J18
B16
B15
DMI2TXP
DMI1TXP
DMI2TXN
DMI1TXN
DMI2RXP
DMI2RXN
DMIDDR MUXING
TV_IRTNC
TV_IRTNB
B17
DDCCLK
E24
AL1
SM_CK0
DMI3TXP
DMI3TXN
DMI3RXP
DMI3RXN
ALVISO500-2
RED
GREEN
GREEN*
DDCDATA
BLUE
BLUE*
A19
B19
B20
E23
E21
C20
D21
AN33
AJ34
AF6
SM_CK2
SM_CK3
SM_CK4
AC10
SM_CK5
AK1
AE10
SM_CK0*
SM_CK1*
SM_CK2*
AJ33
AF5
SM_CK3*
SM_CK4*
AD10
AE11
SM_CK1
2 / 5
ALVISO-GMCH
VSYNC
RED*
REFSET
LBKLT_CRTL
H21
HSYNC
J20
G21
F25
E25
LBKLT_EN
C23
AP21
AM21
SM_CK5*
SM_CKE0
SM_CKE1
LCTLA_CLK
LCTLB_DATA
LDDC_CLK
LDDC_DATA
F23
F22
C22
AH21
AK21
SM_CKE2
SM_CKE3
LIBG
LVDD_EN
F26
C33
C31
17-B4
17-B418-C4
18-C4
1%40.2
R103
AF16
AP14
AL15
AM11
SM_ODT0
SM_ODT1
SM_ODT2
SM_OCDCOMP0
SM_OCDCOMP1
LADATAN0
LADATAN1
LADATAN2
LBCLKN
LBCLKP
B34
B33
B32
C24
MEM1_ODT3
18-C4 17-B2
18-C4 17-B2
1%
1%
80.6
80.6
R105
R104
AN10
AK10
AK11
AF37
SM_ODT3
SMRCOMPP
SMRCOMPN
LADATAP0
LADATAP1
A34
A33
B31
MEM1_VREF
AD1
SMVREF0
LADATAP2
AE27
AE28
AF9
SMVREF1
SMXSLEWIN
SMXSLEWOUT
CFG/RSVD PM CLK NC
LBDATAN0
C29
D28
’ ’: Current Settings
Default Operations
(Def.):
AF10
SMYSLEWIN
SMYSLEWOUT
LBDATAN2
LBDATAP0
LBDATAN1
C27
C28
Low
DMIx2
CFG#
CFG(5)
NC11 NC10 NC9 NC8 NC7 NC6 NC5 NC4 NC3 NC2 NC1
DREF_SSCLKP DREF_SSCLKN DREF_CLKP DREF_CLKN
RSTIN* PWROK THRMTRIP* EXT_TS1* EXT_TS0* BM_BUSY*
RSVD27 RSVD26 RSVD25 RSVD24 RSVD23 RSVD22 RSVD21 CFG20 CFG19 CFG18 CFG17 CFG16 CFG15 CFG14 CFG13 CFG12 CFG11 CFG10 CFG9 CFG8 CFG7 CFG6
CFG4 CFG3 CFG2 CFG1 CFG0
LBDATAP1
LBDATAP2
D27
C26
DDR-2
DT/Transportable
Test Mode
PEG Reversal
CFG(7)
CFG(9)
CFG(6)
CFG(13:12)
CLK1_DREFSSCLK
16-B1
A37 A36
B37 A2 B1
AN1 AP1 AP2
AP36 AN37 AP37
D37
C37
A23
A24
AE29 AD30
2
F5
H22
J21
J23
D25
D26
A30
A31
J17
G24 G25
D23
G23
G22 H14 J15 H15 C14 H12 E14 D14 E15 D15 J16
P2.5V
D17 E16
G15 F15 F16
G14 H13
G16
9-C37-C4 46-C39-C2
13-A3
46-B3
VCCP 1.05V (Def.)
No (Def.)
Disabled
VCC 1.05V (Def.)
FSB Dynamic ODT
CFG(18)
CFG(19)
SDVOCRTL_DATA
CFG(16)
CLK1_DREFCLK*
CLK1_DREFCLK
CLK1_DREFSSCLK*
16-B1
7-B1
PLT3_RSTF*
7-B1
20-A225-C434-C2
46-A4 36-C2 35-C2
35-B4
20-A3
1%
100
CPU1_THRMTRIP*
KBC3_IMVP4_PWRGD
MCH2_BMBUSY*
20-C246-B2
46-C2 36-B2 20-B2
46-D2 9-C319-C2 11-B419-C1
R73
1K
1K
NO_STUFF
NO_STUFF
R68
R67
1K
R100
1%
1K
1%
R101
NO_STUFF
VTT
10K
R102
9-C2 9-C3 46-C37-C4
AQUILA-SONOMA
TITLE
6/25/2005
DEV. STEP
DATE
ZHOU & GUO
CHECK
DRAW
P2.5V
13-A346-B3
OF
BA41-00529A
ELECTRONICS
13 46
PART NO.
PAGE
MAIN
ALVISO (2/5)
June 25, 2005 12:21:39 PM
1.0
MP
LAST EDIT
REV
ANTONIO
KEVIN LEE
MODULE CODE
APPROVAL
R71
R69
10K
10K
1
2
3
SAMSUNG PROPRIETARY
PROPRIETARY INFORMATION THAT IS
EXCEPT AS AUTHORIZED BY SAMSUNG.
SAMSUNG ELECTRONICS CO’S PROPERTY.
THIS DOCUMENT CONTAINS CONFIDENTIAL
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
46-D437-C2
7-C1
46-A4
7-C1
VGA3_Y
VGA3_C
VGA3_COMP
CLK1_MCH3GPLL
CLK1_MCH3GPLL*
37-C1 46-D4
R97
R99
4.99K
75
1%
1%
46-A423-C4
46-B2
23-A4 46-C2
23-A4
23-C4 46-A4
VGA3_BLUE
VGA3_GREEN
VGA2_DDCCLK
VGA2_DDCDATA
46-B423-C4
46-A423-B4
23-B4 46-A4
VGA3_RED
VGA3_VSYNC
1% 255
1%
150 150 1% 150
1%
VGA3_HSYNC
R70 R98
R63 R64
24-C4
24-C4
13-A4 24-C2 46-B3
24-A2 46-A3
LCD2_VDDEN
LVDS1_ACLK-
LVDS1_ACLK+
LCD2_BKLTON
LCD2_BKLTCRL
24-C4
24-C4
24-C4
LVDS1_A0-
LVDS1_A1-
LVDS1_A2-
24-C4
24-C4
24-C4
LVDS1_A0+
LVDS1_A1+
LVDS1_A2+
CLK1_BSEL1
CLK1_BSEL2
MCH1_BSEL0
R66
100K
46-B324-C213-B4
R65
100K
13-B4 24-A4 46-B2
LCD2_VDDEN
LCD2_BKLTCRL
MCH1_BSEL0
4
D
C
B
A
4614
OF
SAMSUNG X06 9-14
BA41-00529A
ELECTRONICS
SAMSUNG
Ch. B (So-DIMM B)
N/A
SB_CK(2:0)
SB_CK(2:0)*
N/A
N/A
N/A
N/A
SB_ODT(3:2)
SB_CS(3:2)*
SB_CKE(3:2)
PART NO.
PAGE
1
NCNCNC
DDR-I
N/A
SA_CK(2:0)
SA_CK(2:0)*
Ch. A (So-DIMM A)
SA_CKE(1:0)
N/A
SA_CS(1:0)*
N/A
N/A
SA_ODT(1:0)
PEG (SAGP) Mode
N/A
EXP_TXP_1
EXP_TXN_1
EXP_TXN_0
EXP_TXP_0
EXP_TXP_3
EXP_TXN_3
EXP_TXP_2
EXP_TXN_2
EXP_TXN_4
EXP_TXP_4
EXP_TXP_6
EXP_TXN_5
EXP_TXP_5
EXP_TXN_6
EXP_TXN_7
EXP_RXN_0
EXP_RXP_0
EXP_TXP_7
EXP_RXN_1
EXP_RXP_12EXP_RXP_2
EXP_RXN_5
EXP_RXN_2
EXP_RXP_5
MAIN
AQUILA-SONOMA
SDVOB_GREEN*
SDVOB_GREEN
SDVOB_BLUE
SDVOB_BLUE*
5
6
AH7
AF7
AB5
SB_DQS4*
SB_DQS5*
SB_DQS6*
SA_DQS4*
SA_DQS5*
SA_DQS6*
AE4
AH1
AM5
660
7
5
SDVOB_CLK*
MEM1_BMA(13:0)
17-D218-C3
1253
0
AH17
AK17
SB_MA0
SB_MA1
SB_DQS7*
SA_DQS7*
SA_MA0
SA_MA1
AL17
AP17
1
SDVO Mode
SDVO_RED
SA_DQS(7:0)*
SB_DQS(7:0)*
SM_ODT(3:0)
Dual Channel
DDR-II ONLY
MEM1_BBS0*
MEM1_BBS1*
MEM1_BBS2*
17-C218-C4
17-C2
18-C4
AJ15
AG17
AG21
SADQ63
AD5 AD4 AF1 AF2 AC4 AD6 AE3 AF3 AG3 AH3 AM2 AL3 AG1 AG2 AK3 AK2 AM3 AL4 AM6 AP6 AP3 AN3 AN6 AN5 AM7 AL7 AP10 AP11 AP7 AL6 AL9 AM9 AP22 AN22 AM24 AL23 AM22 AM23 AM27 AP27 AL28 AM28 AM30 AL30 AP28 AN28 AP31 AN31 AM32 AL32 AM35 AM34 AM31 AP32 AN35 AM36 AL34 AK37 AJ35 AH36 AL37 AL35 AH35 AG35
SADQ62 SADQ61
SB_BS0*
SB_BS1*
SB_BS2* SADQ60 SADQ59 SADQ58 SADQ57 SADQ56 SADQ55 SADQ54 SADQ53 SADQ52 SADQ51 SADQ50 SADQ49 SADQ48 SADQ47 SADQ46 SADQ45 SADQ44 SADQ43 SADQ42 SADQ41 SADQ40 SADQ39 SADQ38 SADQ37 SADQ36 SADQ35 SADQ34 SADQ33 SADQ32 SADQ31 SADQ30 SADQ29 SADQ28 SADQ27 SADQ26 SADQ25 SADQ24 SADQ23 SADQ22 SADQ21 SADQ20 SADQ19 SADQ18 SADQ17 SADQ16 SADQ15 SADQ14 SADQ13 SADQ12 SADQ11 SADQ10
SADQ9 SADQ8
DDR SYSTEM MEMORY A
SADQ7 SADQ6 SADQ5 SADQ4 SADQ3 SADQ2 SADQ1 SADQ0
SA_BS1*
SA_BS2*
SA_BS0*
AL21
AK15
AK16
63 62 61 60 59
57 56 5519 54
5149
48 47 46
44 43 42 41 40 39 38
36 35 5037 34 33 45 32
30 29
3
28 27 267
24 23 52 22 21 201
1718
15 14916
12
10
8
5
3 2
0
SM_CK(2:0)
SM_CK(2:0)*
MEM1_BDM(7:0)
17-B2
17-C2
18-C4
2
3
4
1
0
AF32
AK34
AK27
AK24
AJ10
SB_DM0
SB_DM1
SB_DM2
SB_DM3
SB_DM4
SA_DM0
SA_DM1
SA_DM2
SA_DM3
SA_DM4
AP9
AJ37
AL29
AP35
AP24
325
2
4
1
0
SM_CK(5:3)
SM_CK(5:3)*
5
6
AK5
AE7
SB_DM5
SA_DM5
AJ2
AP4
6
SM_ODT(1:0)
SM_CS(1:0)*
SM_CKE(1:0)
MEM1_BDQS(7:0)
17-B2
072
7141
AB7
AF34
AK32
AJ28
SB_DM6
SB_DM7
SB_DQS0
SB_DQS1
SA_DM6
SA_DM7
SA_DQS0
SA_DQS1
AD3
AK36
AP33
AN29
1
7
0472
SM_CS(3:2)*
SM_SKE(3:2)
SM_ODT(3:2)
6530
3115137
4
AK23
AM10
AH6
AF8
SB_DQS4
SB_DQS5
SB_DQS2
SB_DQS3
ALVISO500-3
SA_DQS3
SA_DQS4
SA_DQS5
SA_DQS2
AJ1
AM8
AM4
AP23
3
4
5
6
SDVOB_RED*
MEM1_BDQS*(7:0)
17-B2
1
3
2
4
AJ23
AF35
AK33
SB_DQS7
SB_DQS0*
AL10
AK28
SB_DQS3*
SB_DQS1*
SB_DQS2*
AB4
SB_DQS6
3 / 5
ALVISO-GMCH
SA_DQS2*
SA_DQS3*
SA_DQS6
SA_DQS7
SA_DQS0*
SA_DQS1*
AE5
721
AK35
0
AP34
AN30
2
AN23
3
AN8
4
SDVOB_ALPHA*
SDVOB_CLK
SDVOC_RED*
5
4
AH18
AJ18
AK18
AJ19
SB_MA3
SB_MA4
SB_MA2
SA_MA2
SA_MA3
SA_MA4
AP18
AN18
AM17
AM18
5
3
4
SDVOB_ALPHA
SDVOC_RED
SDVOC_GREEN*
7
9
6886010
AK19
AH19
AJ20
AH20
SB_MA5
SB_MA6
SB_MA7
SB_MA8
SA_MA5
SA_MA6
SA_MA7
SA_MA8
AL19
AL20
AP20
AM19
8
6
7
9
SDVOC_GREEN
AJ16
SB_MA9
SA_MA9
AM16
10
SDVOC_CLK*
SDVOC_BLUE*
SDVOC_BLUE
12
13
11
AG18
AG20
AG15
AH14
SB_MA10
SB_MA11
SB_MA12
SB_MA13
SA_MA10
SA_MA11
SA_MA12
SA_MA13
AN20
AN15
AM20
AM15
11413
12
SDVO_TVCLKIN*
SDVO_TVCLKIN
SDVOC_CLK
MEM1_BRAS*
MEM1_BCAS*
17-C218-C4
17-C218-B43117-C218-B4
TP2662
AK14
AF15
SB_RAS*
SB_CAS*
SB_RCVENIN*
SA_CAS*
SA_RAS*
SA_RCVENIN*
AF29
AP16
SDVOC_INTB
SDVOC_INT
SDVOB_INT
SDVOB_INT*
SDVO_STALL
SDVO_STALLB
MEM1_BWE*
TP2663
AF14
AH16
SBDQ63
AA5
SBDQ62 SBDQ61 SBDQ60 SBDQ59 SBDQ58 SBDQ57 SBDQ56 SBDQ55 SBDQ54 SBDQ53 SBDQ52 SBDQ51 SBDQ50 SBDQ49 SBDQ48 SBDQ47 SBDQ46 SBDQ45 SBDQ44 SBDQ43 SBDQ42 SBDQ41 SBDQ40 SBDQ39 SBDQ38 SBDQ37 SBDQ36 SBDQ35 SBDQ34 SBDQ33 SBDQ32 SBDQ31 SBDQ30 SBDQ29 SBDQ28 SBDQ27 SBDQ26 SBDQ25 SBDQ24 SBDQ23 SBDQ22 SBDQ21 SBDQ20 SBDQ19 SBDQ18 SBDQ17 SBDQ16 SBDQ15 SBDQ14 SBDQ13 SBDQ12 SBDQ11 SBDQ10 SBDQ9 SBDQ8 SBDQ7 SBDQ6 SBDQ5 SBDQ4 SBDQ3 SBDQ2 SBDQ1 SBDQ0
AJ5 AJ8
AJ4 AJ7 AJ9
AA4 AC7 AC8 AA8 AB6 AB8 AC5 AD7 AE8 AG6 AH4 AD9 AD8 AG4 AG5 AK4
AK8 AH5
AK6 AK9
AH8 AG8 AG9
AJ21
AJ22 AF24
AJ30 AJ31
AF30 AF31
AH10 AH11
AG10 AG22
AH23 AH24 AK22
AG23 AG28
AH27 AH30 AK29 AH28 AH29
AK30 AH31
AG33 AG34 AG30 AK31 AH32 AH33
AE33 AE34 AG36 AG32 AE32 AE31
SB_WE*
SB_RCVENOUT*
DDR SYSTEM MEMORY B
SA_RCVENOUT*
SA_WE*
AF28
AP15
TITLE
MP
6/25/2005
DATE
DEV. STEP
MEM1_BDQ(63:0)
ANTONIO
17-D2
63 62 61
58
56 55 54 53 52 51 50
48
46 45 57 44 43 42 41 40 39 38 3713 25 36
34
325 5935 31 3018 2919 28 27 26
24 23 22 21
17 16 15 49
12 111 10
9
7 6
4 3 33 2
020
ZHOU & GUO
DRAW
CHECK
ALVISO (3/5)
June 25, 2005 12:21:39 PM
1.0
LAST EDIT
REV
KEVIN LEE
APPROVAL
MODULE CODE
1
24
3
4
SAMSUNG PROPRIETARY
PROPRIETARY INFORMATION THAT IS
EXCEPT AS AUTHORIZED BY SAMSUNG.
SAMSUNG ELECTRONICS CO’S PROPERTY.
THIS DOCUMENT CONTAINS CONFIDENTIAL
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
D
17-D4
MEM1_ADQ(63:0)
18-C417-C4
18-C417-C4
17-C4 18-C4
17-B4
MEM1_ABS0*
MEM1_ABS1*
MEM1_ABS2*
MEM1_ADM(7:0)
17-B4
MEM1_ADQS(7:0)
C
17-B4
MEM1_ADQS*(7:0)
18-D317-D4
MEM1_AMA(13:0)
TP2660
TP2661
18-C417-C45818-C417-C4
17-C4 18-C4
MEM1_AWE*
MEM1_ARAS*
MEM1_ACAS*
B
A
3
B
D
A
C
2
SAMSUNG X06 9-15
4
D
1
C
B
A
4615
0.047nF
C89
100nF
16V
P1.5V
C91
100nF
16V
P1.5V
C93
C87
C85
C88
C94
100nF
100nF
100nF
100nF
2200nF
B13
BLM18PG181SN1
16V
16V
16V
16V
P2.5V VTT
D17
MMBD301LT1
3
1
BLM18PG181SN1
B12
R96
Route FB within 3" of GMCH.
10
Route VSSA_CRTDAC gnd from GMCH to decoupling cap gnd
VCCA_CRTDAC : Route caps within 250 mil of GMCH.
lead and then connect to the gnd plane
C86
100nF
16V
C132
16V
2200nF
MMBD301LT1
D9
13
P1.5V
10
R41
P3.3V
NO_STUFF
NO_STUFF
BLM18PG181SN1 B14
0
BLM18PG181SN1 B10
R94
0
BLM18PG181SN1 B11
BLM18PG181SN1
R95
B9
VTT
C90
100nF
16V
P2.5V
from 50MHz to 266MHz
>= 30dB attenuation
Noise < 120mV p-p
E17
D18
C18
F18
E18
VCCA_TVDACA0
VCCA_TVDACA1
VCCA_TVDACB0
VCCA_TVDACB1
VCCA_TVDACC0
VCCA_TVDACC1
VCCA_SM3 VCCA_SM2 VCCA_SM1 VCCA_SM0
VCCSM64 VCCSM63 VCCSM62 VCCSM61 VCCSM60 VCCSM59 VCCSM58 VCCSM57 VCCSM56 VCCSM55 VCCSM54 VCCSM53 VCCSM52 VCCSM51 VCCSM50 VCCSM49 VCCSM48 VCCSM47 VCCSM46 VCCSM45 VCCSM44 VCCSM43 VCCSM42 VCCSM41 VCCSM40 VCCSM39 VCCSM38 VCCSM37 VCCSM36
H18
G18
H17
D19
VSSA_TVBG
VCCA_TVBG
VCCD_TVDAC
H20
G19
F19
E19
VCC_SYNC
VSSA_CRTDAC
VCCDQ_TVDAC
VCCA_CRTDAC1
VCCA_CRTDAC0
K13
J13
VTT0
K12
VTT1
W11
VTT2
V11
VTT3
U11
VTT4
T11
VTT5
R11
VTT6
P11
VTT7
N11
VTT8
M11
VTT9
L11
VTT10
VTT11
C138 C139 C618
AF18 AF19 AP19 AF20
AE1 AM1 AP8 AB9 AB10 AB11 AC11 AD11 AE12 AF12 AG12 AH12 AJ12 AK12 AL12 AM12 AN12 AP12 AE13 AF13 AG13 AH13 AJ13 AK13 AL13 AM13 AN13 AP13 AE14
F17
100nF
C101
P1.5V
B6
EC5
330uF
6.3V
AL
BLM18PG181SN1
100nF
16V
100nF 16V
16V100nF
C133
4700nF
10V
M10
T10
VTT15
VTT16
R10
VTT17
P10
VTT18
N10
VTT19
K10
VTT20
VTT21
K11
VTT12
W10
VTT13
V10
VTT14
U10
4 / 5
ALVISO500-4
ALVISO-GMCH
J10
VTT22
VTT23Y9VTT24W9VTT25U9VTT26R9VTT27P9VTT28N9VTT29
P1.8V_AUX
T29
VCC0
R29
VCC1
N29
VCC2
M29
VCC3
K29
VCC4
J29
VCC5
V28
VCC6
U28
VCC7
T28
VCC8
R28
VCC9
P28
VCC10
VCC11
N28
VCC12
M28
VCC13
L28
VCC14
K28
VCC15
J28
VCC16
H28
VCC17
G28
VCC18
V27
VCC19
T27
U27
VCC20
VCC21
R27
VCC22
P27
VCC23
N27
VCC24
M27
VCC25
L27
VCC26
K27
VCC27
J27
H27
VCC28
VCC29
K26
VCC30
H26
VCC31
K25
VCC32
J25
VCC33
K24
VCC34
K23
VCC35
K22
VCC36
K21
W20
VCC37
VCC38
U20
VTT
C100C102
0.047nF
0.047nF
C112
16V
100nF
C67
100nF
16V
C98
C99
100nF
Place near GMCH For DDRII
C62
16V 16V
100nF
16V
C66
100nF
100nF
C65
16V
P1.8V_AUX
N7
M9
VTT35M7VTT36N6VTT37M6VTT38A6VTT39
VTT30L9VTT31J9VTT32N8VTT33M8VTT34
POWER
VCC43
VCC44
VCC45
VCC46
VCC47
VCC39
T20
VCC40
K20
VCC41
V19
VCC42
U19
VCC48
T18
K19
V18
K18
K17
W18
16V
470nF
C109
N5
VTT40M5VTT41N4VTT42M4VTT43N3VTT44M3VTT45N2VTT46M2VTT47B2VTT48V1VTT49
VCCH_MPLL0
VCCH_MPLL1
VCCA_DPLLA
VCCA_DPLLB
VCCA_HPLL
VCCA_MPLL
B23
C35
AA1
AA2
AC1
AC2
P1.5V
16V
470nF
220nF
C135
C110
VCCA_3GPLL0
VCCA_3GPLL1
VCCA_3GPLL2
Y29
Y28
Y27
B22
from 1.5MHz to 1.25GHz
Noise < 40mV p-p
>= 20dB attenuation
Changed to 91 nH, 2012
R45
25V
0
220nF
AL
EC1
330uF
6.3V
10uF
C38C37
10uF
6.3V
25V
P2.5V
C131
AE37
W37
U37
R37
G1
VCC3G0
VCCD_LVDS0
VCCD_LVDS1
B26
B25
N37
VCC3G1
VCC3G2
VCC3G3
VCCD_LVDS2
VCCA_LVDS
A25
A35
B28
N1
VTT50M1VTT51
VCCHV0
VCCHV1
VCCHV2
B21
A21
100nF
C42
16V
F37
L37
J37
G37
VCC3G4
VCC3G5
VCC3G6
VCCA_3GBG
VCCTX_LVDS0
VCCTX_LVDS1
VCCTX_LVDS2
A28
A27
TITLE
DATE
DRAW
VSSA_3GBG
P1.8V_AUX
VCCSM35 VCCSM34 VCCSM33 VCCSM32 VCCSM31 VCCSM30 VCCSM29 VCCSM28 VCCSM27 VCCSM26 VCCSM25 VCCSM24
AF25
VCCSM23 VCCSM22 VCCSM21
AJ25
VCCSM20 VCCSM19 VCCSM18 VCCSM17 VCCSM16 VCCSM15 VCCSM14 VCCSM13 VCCSM12 VCCSM11
AJ26
VCCSM10 VCCSM9 VCCSM8 VCCSM7 VCCSM6 VCCSM5 VCCSM4 VCCSM3 VCCSM2 VCCSM1 VCCSM0
BA41-00529A
ELECTRONICS
SAMSUNG
PART NO.
MAIN
ALVISO (4/5)
AQUILA-SONOMA
1.0
MP
6/25/2005
REV
DEV. STEP
ANTONIO
KEVIN LEE
ZHOU & GUO
MODULE CODE LAST EDIT
CHECK
APPROVAL
C63
6.3V
10uF
C64
10uF
6.3V AE15 AE16 AE17 AE18 AE19 AE20 AE21 AE22 AE23 AE24 AE25
AG25 AH25
AK25 AL25
AM25 AN25 AP25 AE26 AF26 AG26 AH26
AK26 AL26
AM26 AN26 AP26 AC27 AD27 AD28 AP29 AH37
AM37
16V
16V
100nF
100nF
100nF 16V
C44
C68
C527
OF
PAGE
1
June 25, 2005 12:21:39 PM
23
SAMSUNG PROPRIETARY
PROPRIETARY INFORMATION THAT IS
EXCEPT AS AUTHORIZED BY SAMSUNG.
SAMSUNG ELECTRONICS CO’S PROPERTY.
THIS DOCUMENT CONTAINS CONFIDENTIAL
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
VTT
C96
C97
C95
C59
C60
C58
100nF
100nF
100nF
10uF
10uF
10uF
16V
16V
6.3V 16V
6.3V 6.3V
P1.5V
PLACE THESE CAPACITOR TO AC1, AC2
AS CLOSE AS POSSIBLE
BLM18PG181SN1 B16
BLM18PG181SN1 B8
BLM18PG181SN1 B503
C113
C137
C57
EC6
C41
EC4
100nF
100nF
100nF
470uF
100nF
16V
470uF
4V
16V
16V16V
4V
AL
P1.5V
AL
BLM18PG181SN1
1
B7
R44
BLM18PG181SN1 B15
BLM18PG181SN1 B17
C61
C43
C111
EC13
C136
EC14
100nF
16V
6.3V
10uF
100nF
16V
4V
470uF
100nF
16V
470uF
4V
P2.5V
AL
AL
C53
C54
6.3V
10uF
100nF
16V
P2.5V
P1.5V
P2.5V
C39
C40
C56
C51
100nF
10nF
100nF
10uF
16V
6.3V
C55
C52
100nF
10000nF
6.3V
4
1
B
A
2
SAMSUNG X06 9-16
C
D
4 3
D
C
CLK1_DREFSSCLK
CLK1_DREFSSCLK*
13-A1
13-A1
B
A
SAMSUNG
OF
BA41-00529A
ELECTRONICS
16 46
PART NO.
PAGE
SAMSUNG PROPRIETARY
PROPRIETARY INFORMATION THAT IS
EXCEPT AS AUTHORIZED BY SAMSUNG.
SAMSUNG ELECTRONICS CO’S PROPERTY.
THIS DOCUMENT CONTAINS CONFIDENTIAL
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
VTT_NCTF : NCTF FSB power supply (1.05V or 1.2V)
VCC_NCTF : NCTF Core Vcc(1.05V or 1.5V)
NCTF: Non-Critical to Function
B12
AN11
AL11
AJ11
AG11
AF11
AA11
Y11
H11
F11
AA10
Y10
L10
D10
AN9
VSS204
AH9 AE9 AC9 AA9 V9 T9 K9 H9 A9 AL8 Y8 P8 L8 E8 C8 AN7 AK7 AG7 AA7 V7 G7 AJ6 AE6 AC6 AA6 T6 P6 L6 J6 B6 AP5 AL5 W5 E5 AN4 AF4 Y4 U4 P4 L4 H4 C4 AJ3 AC3 AB3 AA3 C3 A3 AN2 AL2 AH2 AE2 AD2 V2 T2 P2 L2 B27 J26 G26 E26 A26 AN24 AL24 J2 G2 D2 Y1
B36
VSS197
VSS198
VSS199
VSS200
VSS201
VSS202
VSS203
VSS205 VSS206 VSS207 VSS208 VSS209 VSS210 VSS211 VSS212 VSS213
VTT
VSS214 VSS215 VSS216
W26
V26
VSS217 VSS218 VSS219 VSS220 VSS221 VSS222
VCC_NCTF0
VCC_NCTF1
VSS223 VSS224 VSS225 VSS226 VSS227 VSS228 VSS229 VSS230 VSS231
VCCSM_NCTF0
VCCSM_NCTF1
VSS232 VSS233 VSS234
AD26
AC26
VSS235 VSS236 VSS237 VSS238 VSS239 VSS240
P1.8V_AUX
VSS241 VSS242 VSS243 VSS244 VSS245 VSS246 VSS247 VSS248 VSS249 VSS250 VSS251 VSS252 VSS253 VSS254 VSS255 VSS256 VSS257 VSS258 VSS259 VSS260 VSS261
ALVISO500-5
VSS262 VSS263 VSS264 VSS265 VSS266 VSS267 VSS268 VSS269 VSS270 VSS271
VSSALVDS
VSS0
VSS1
VSS2
VSS3
VSS5
VSS6
VSS4
T37
Y37
V37
K37
P37
M37
AG37
VSS195
VSS196
T26
U26
VCC_NCTF3
VCC_NCTF2
VCCSM_NCTF3
VCCSM_NCTF2
AC25
AD25
ALVISO-GMCH
VSS7
VSS8
E37
H37
VSS190
VSS191
VSS192
VSS193
VSS194
P26
M26
R26
L26
N26
VCC_NCTF5
VCC_NCTF7
VCC_NCTF4
VCC_NCTF8
VCC_NCTF6
VCCSM_NCTF4
VCCSM_NCTF5
VCCSM_NCTF6
VCCSM_NCTF7
VCCSM_NCTF8
AD24
AC24
AD23
AC23
AD22
5 / 5
VTT
VSS10
VSS13
VSS9
VSS12
VSS11
AJ36
AL36
AF36
AE36
AN36
VSS189
W25
VCC_NCTF9
VCCSM_NCTF9
AC22
VSS14
AD36
P3.3V
P3.3V
F14
B14
A14
J12
D12
VSS184
VSS185
VSS186
VSS187
VSS188
V25
U25
T25
R25
P25
VCC_NCTF14
VCC_NCTF10
VCC_NCTF11
VCC_NCTF12
VCC_NCTF13
VCCSM_NCTF13
VCCSM_NCTF14
VCCSM_NCTF10
VCCSM_NCTF11
VCCSM_NCTF12
AC20
AD19
AD21
AC21
AD20
AA25
Y26
AB26
AA26
AB25
VSS_NCTF4
VSS_NCTF2
VSS_NCTF0
VSS_NCTF1
VSS_NCTF3
VTT_NCTF1
VTT_NCTF2
VTT_NCTF3
VTT_NCTF4
VTT_NCTF0
T13
V13
U13
R13
W13
VSS18
VSS19
VSS17
VSS15
VSS16
C36
AE35
AA36
AB36
AC36
NO_STUFF
NO_STUFF
NO_STUFF
NO_STUFF
NO_STUFF
NO_STUFF
NO_STUFF
NO_STUFF
NO_STUFF
NO_STUFF
NO_STUFF
NO_STUFF
NO_STUFF
NO_STUFF
NO_STUFF
AN14
AL14
AJ14
AG14
K14
J14
VSS179
VSS180
VSS181
VSS182
VSS183
N25
M25
L25
W24
V24
U24
VCC_NCTF15
VCC_NCTF16
VCC_NCTF17
VCC_NCTF18
VCC_NCTF19
VCCSM_NCTF15
VCCSM_NCTF16
VCCSM_NCTF17
VCCSM_NCTF18
VCCSM_NCTF19
AC19
AD18
AC18
AD17
AC17
AD16
AA23
AA24
Y24
AB23
AB24
Y25
VSS_NCTF7
VSS_NCTF8
VSS_NCTF9
VSS_NCTF6
VSS_NCTF5
VTT_NCTF9
VTT_NCTF5
VTT_NCTF6
VTT_NCTF7
VTT_NCTF8
L13
V12
P13
N13
M13
W12
VSS23
VSS20
VSS24
VSS21
VSS22
T35
V35
Y35
R35
U35
W35
10K 10K 10K 10K
K16
H16
D16
A16
K15
C15
VSS177
VSS178
VSS173
VSS174
VSS175
VSS176
T24
R24
P24
N24
M24
L24
VCC_NCTF20
VCC_NCTF21
VCC_NCTF22
VCC_NCTF23
VCC_NCTF24
VCC_NCTF25
VCCSM_NCTF20
VCCSM_NCTF21
VCCSM_NCTF22
VCCSM_NCTF23
VCCSM_NCTF24
VCCSM_NCTF25
AC16
AD15
AC15
AD14
AC14
AD13
AB21
AA21
Y23
AB22
AA22
Y22
VSS_NCTF14
VSS_NCTF15
VSS_NCTF10
VSS_NCTF11
VSS_NCTF12
VSS_NCTF13
VTT_NCTF10
VTT_NCTF11
VTT_NCTF12
VTT_NCTF13
VTT_NCTF14
VTT_NCTF15
T12
P12
U12
R12
N12
M12
VSS27
VSS25
VSS26
VSS28
VSS29
VSS30
J35
L35
P35
K35
N35
M35
6.3V
C525
100nF
16V
C515
10000nF
9
16
VDDA
CY25823ZC
U502
2
R526 R541 R540 R542
AN17
AJ17
AF17
G17
C17
AL16
VSS167
VSS168
VSS169
VSS170
VSS171
VSS172
T23
R23
P23
W23
V23
U23
VCC_NCTF29
VCC_NCTF30
VCC_NCTF31
VCC_NCTF26
VCC_NCTF27
VCC_NCTF28
VCCSM_NCTF29
VCCSM_NCTF30
VCCSM_NCTF31
VCCSM_NCTF26
VCCSM_NCTF27
VCCSM_NCTF28
AB12
AB13
AC12
AC13
AD12
Y21
R21
AB20
AA20
AB19
AA19
VSS_NCTF16
VSS_NCTF17
VSS_NCTF18
VSS_NCTF19
VSS_NCTF20
VSS_NCTF21
VTT_NCTF16
VTT_NCTF17
L12
VSS31
VSS32
VSS33
VSS34
VSS35
VSS36
F35
E35
B35
H35
D35
G35
1%
1%
33
33
R534
R533
12
11
VDD
CLK_OUT
CLK_OUT*
S1
S23S3
CLK_IN
4
1
46-C37-B1
CLK3_SSCIN
U18
B18
A18
AL18
VSS162
VSS163
VSS164
VSS165
VSS166
N23
M23
L23
W22
VCC_NCTF32
VCC_NCTF33
VCC_NCTF34
VCC_NCTF35
VCC_NCTF36
VCC_NCTF77
VCC_NCTF78
L17
M17
VTT
AB18
AA18
AB17
AA17
VSS_NCTF22
VSS_NCTF23
VSS_NCTF24
VSS_NCTF25
VSS_NCTF26
VSS_NCTF67
VSS_NCTF68
Y12
AA12
VSS37
VSS38
VSS39
VSS40
VSS41
AN34
AH34
AD34
AC34
49.9
1% 1%
49.9
1% 475
10
13
14
VSS
IREF
VSSIREF
PWRDWN5REFOUT_SEL
SCLK7SDATA
8
20-D2 22-D3 46-A47-A4
7-A4 46-C422-D320-D2
SMB3_CLK
SMB3_DATA
CLK3_PWRGD*
T19
J19
H19
C19
VSS158
VSS159
VSS160
VSS161
V22
U22
T22
R22
VCC_NCTF37
VCC_NCTF38
VCC_NCTF39
VCC_NCTF40
VCC_NCTF73
VCC_NCTF74
VCC_NCTF75
VCC_NCTF76
T17
P17
U17
N17
Y17
R17
AB16
AA16
VSS_NCTF27
VSS_NCTF28
VSS_NCTF29
VSS_NCTF30
VSS_NCTF63
VSS_NCTF64
VSS_NCTF65
VSS_NCTF66
L14
Y13
M14
AA13
VSS42
VSS43
VSS44
VSS45
C34
AL33
AB34
AA34
R538 R537
R535
15
VSSA
SMBus Address: D4h
6
10K 10K 10K
36-B211-C4
46-C3
7-C4
36-C1
E20
D20
A20
AN19
AG19
W19
VSS153
VSS154
VSS155
VSS156
VSS157
L22
W21
V21
P22
N22
M22
VCC_NCTF43
VCC_NCTF44
VCC_NCTF45
VCC_NCTF41
VCC_NCTF42
VCC_NCTF70
VCC_NCTF71
VCC_NCTF68
VCC_NCTF69
VCC_NCTF72
L18
V17
P18
N18
M18
W17
Y16
W16
V16
U16
T16
R16
VSS_NCTF31
VSS_NCTF32
VSS_NCTF33
VSS_NCTF34
VSS_NCTF35
VSS_NCTF60
VSS_NCTF61
VSS_NCTF62
VSS_NCTF58
VSS_NCTF59
T14
P14
V14
R14
N14
U14
VSS48
VSS49
VSS50
VSS46
VSS47
T33
V33
U33
W33
AF33
AD33
10K Pull-up: 100MHz SSC Output
10K Pull-down: 96MHz SSC Output
REFOUT_SEL
R38 R39 R37
V20
G20
F20
AK20
VSS148
VSS149
VSS150
VSS151
VSS152
U21
T21
P21
N21
VCC_NCTF46
VCC_NCTF47
VCC_NCTF48
VCC_NCTF49
VCC_NCTF50
VCC_NCTF63
VCC_NCTF64
VCC_NCTF65
VCC_NCTF66
VCC_NCTF67
L19
Y18
R18
M19
P16
N16
M16
L16
VSS_NCTF36
VSS_NCTF37
VSS_NCTF38
VSS_NCTF39
VSS_NCTF40
VSS_NCTF53
VSS_NCTF54
VSS_NCTF55
VSS_NCTF56
VSS_NCTF57
Y14
W14
AB14
AA14
VSS51
VSS52
VSS53
VSS54
VSS55
P33
R33
N33
M33
AN21
AF21
F21
C21
VSS144
VSS145
VSS146
VSS147
M21
L21
Y20
R20
VCC_NCTF51
VCC_NCTF52
VCC_NCTF53
VCC_NCTF54
VCC_NCTF60
VCC_NCTF61
VCC_NCTF62
VCC_NCTF59
P19
Y19
R19
N19
AB15
AA15
Y15
W15
VSS_NCTF41
VSS_NCTF42
VSS_NCTF43
VSS_NCTF44
VSS_NCTF50
VSS_NCTF51
VSS_NCTF52
VSS_NCTF49
L15
P15
N15
M15
VSS56
VSS57
VSS58
VSS59
J33
L33
K33
H33
E22
D22
A22
VSS142
VSS143
P20
N20
VCC_NCTF55
VCC_NCTF56
VCC_NCTF57
VCC_NCTF58
L20
M20
V15
U15
VSS_NCTF45
VSS_NCTF46
VSS_NCTF47
VSS_NCTF48
T15
R15
VSS60
VSS61
F33
E33
G33
0
0
R536
R539
7-B1
7-B1
CLK1_DOTCLK
CLK1_DOTCLK*
AF23
H23
AL22
AH22
J22
VSS137
VSS138
VSS139
VSS140
VSS141
VSS62
VSS63
VSS64
VSS65
VSS66
D33
AJ32
AN32
AD32
AC32
VSS136
VSS67
VSS135 VSS134 VSS133 VSS132 VSS131 VSS130 VSS129 VSS128 VSS127 VSS126 VSS125 VSS124 VSS123 VSS122 VSS121 VSS120 VSS119 VSS118 VSS117 VSS116 VSS115 VSS114 VSS113 VSS112 VSS111 VSS110 VSS109 VSS108 VSS107 VSS106 VSS105 VSS104 VSS103 VSS102 VSS101 VSS100 VSS99 VSS98 VSS97 VSS96 VSS95 VSS94 VSS93 VSS92 VSS91 VSS90 VSS89 VSS88 VSS87 VSS86 VSS85 VSS84 VSS83 VSS82 VSS81 VSS80 VSS79 VSS78 VSS77 VSS76 VSS75 VSS74 VSS73 VSS72 VSS71 VSS70 VSS69 VSS68
B24 D24 F24 J24
E27
E28
A29 D29 E29 F29
H29 L29 P29 U29 V29
C30 Y30
D31 E31 F31
H31 J31 K31 L31
N31 P31 R31 T31 U31 V31
A32 C32 Y32
G27 W27
W28
G29
W29
G31
M31
W31
AG24
AJ24
AA27 AB27
AF27
AG27 AJ27 AL27
AN27
AA28
AB28
AC28
AA29
AD29
AG29 AJ29
AM29
AA30
AB30
AC30
AE30
AP30
AD31
AG31 AL31
AA32
AB32
MAIN
ALVISO (5/5)
AQUILA-SONOMA
TITLE
1.0
MP
6/25/2005
DEV. STEP
DATE
REV
ANTONIO
KEVIN LEE
ZHOU & GUO
DRAW
APPROVAL
CHECK
1
June 25, 2005 12:21:39 PM
LAST EDITMODULE CODE
2
3
4
Loading...
+ 35 hidden pages
Buy Points How it Works FAQ Contact Us Questions and Suggestions Privacy Policy Cookie Policy Terms of Use