Samsung Stanford 11 Schematic

4
SAMSUNG PROPRIETARY
SAMSUNG PROPRIETARY
THIS DOCUMENT CONTAINS CONFIDENTIAL
THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
PROPRIETARY INFORMATION THAT IS
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.
EXCEPT AS AUTHORIZED BY SAMSUNG.
D
D
4
3
3 1
2
2
Table of Contents
1
D
D
Page.
Stanford 11"
:
CPU Chip Set
C
C
Remarks
Model Name PCB Part No
Dev. Step
C-ULV
:
CANTIGA GS & ICH9M SFF INTEL MONTEVINA SFF
:
:
Stanford_DDR3 BA41-01150A(GCE)
:
BA41-01151A(NANYA) MP
:
Samsung
:
B
B
Revision T.R. Date
1.0
2009.07.31
:
Confidential
DRAW
CHECK
APPROVAL
Page. Page. Page. Page. Page. Page. Page. Page. Page. Page. Page. Page. Page. Page. Page. Page. Page. Page. Page. Page. 32 Page. Page. 34 Page. Page. Page. Page. Page. Page. Page. Page.
1 2 3 4 5 6 7~9 10 THERMAL MONITOR, FAN 11~15 16~17 18~22 23 24 25 26 27 28 29 30 31
33 35
36 37 38 39 40 41~43 44 45Page. FOR ICT TEST
COVER OPERATION BLOCK DIAGRAM POWER SEQUENCE CLOCK DISTRIBUTION BOARD INFORMATION CLOCK GENERATOR (CK505M) ULV CPU(PENRYN SFF)
CANTIGA GS DDR3 SODIMM ICH9M SFF LED LCD CONNECTOR(with CAMERA) CRT I/F HDMI I/F HDMI LEVEL SHIFTER SATA HDD I/F MICOM(MEC1308-NU) KEYBOARD, DEBUG, TOUCHPAD & SWITCH LAN CONTROLLER(RTL8103EL-GR) CARDBUS CONTROLLER(GL827S) WLAN, HSDPA & SIM CONNECTOR LED I/F CHARGER & POWER MANAGEMENT P3.3V_AUX & P5.0V_AUX DDR3 POWER CHIPSET POWER CPU VRM POWER SWITCHED POWER DISCHARGER AUDIO SUB BOARD USB SUB BOARD
C
C
B
B
A
A
SAMSUNG
ELECTRONICS
2
4
4
3
3
2
1
1
A
A
SAMSUNG PROPRIETARY
THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.
D
C
SUB_AUDIO
B
Phone Int MIC
4
CLOCK
GENERATOR
CK-505M
Refer to Page4
Page 6
SIM
AC’97 CODEC
ALC262-VC2-GR
MINI CARD2
MINI CARD1
Wireless LAN
Page sub_4
L
USB (RIGHT)
A
Page sub_7
HSDPA
Page 30
Page 29
BLUETOOTH
LED LCD(AMLCD)
11.6" (1366x768)
Page 23
DDR3-SODIMM x 2
Page 16,17
2.5" SATA HDD
Page 25
P11
Channel 2
P10
Channel 1
R
P4
P0
3
CPU
PENRYN SFF
2
BLOCK DIAGRAM
Revision 1.0
1
(C_ULV)
Page 7,8,9
800MHz FSB
LVDS
VGA
GMCH
HDA 2nd
PCI E GFX
SATA1
USB2.0
PCIe
SPI
SPI ROM
Page 19
800 MHz
SATA0
USB2.0P8
CANTIGA GS
(GS40 / GS45)
Page 11,12,13,14,15
652 BGA Type
ICH
ICH9M SFF
Page 18,19,20,21,22
PCIe
Samsung
HDA 1st
RTC Batt.
2P
Page 18
LPC
Confidential
MICOM
MEC1308-NU
Page 26
ALPS
TOUCHPAD
MUX & LEVEL SHIFTER
PS8101
Channel 4
10/100M LAN
Controller
RTL8103EL-GR
Transformer
RJ45
LAN JACK
Page sub_13
SUB_USB
CRT
Page sub_9
HDMI
Page sub_10
CARDREADER
P5
P1
P6
GL827S
USB (RIGHT1)
USB (RIGHT2)
D
C
3-in-1
B
A
Power S/W
4
3
Space bar
KEYBOARD
Page 32
SAMSUNG
ELECTRONICS
2
1
SAMSUNG PROPRIETARY
THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.
D
POWER
S/W
4
KBC
5
110ms Delay
5) KBC3_CHKPWRSW#
C
4) MICOM_P3V
AC_DC / Battery
Adapter
ISL6256
Battery
2) VDC
2
2-1) P12.0V_ALW
B
P3.3V_AUX & P5V_AUX
TPS51120
3) P5.0V_ALW
3
4) MICOM_P3V
13) KBC3_PWRON 13-1) KBC3_PWRON_INV#
13-1
A
4
7) P3.3V_AUX
8) P5.0V_AUX
13-1) KBC3_PWRON_INV#
10-1) P3.3V
13) KBC3_PWRON
9) P1.5V_AUX
13) KBC3_PWRON
4
29) KBC3_CPURST#
11) CHP3_SLPS5#/4#/3#
10) KBC3_RSMRST#
10) KBC3_PWRBTN#
26) KBC3_PWRGD
24) VRM3_CPU_PWRGD
6) KBC3_SUSPWR
7) P3.3V_AUX
8) P5.0V_AUX
Sheet 41
AP6680GAM
Sheet 41
MIC5219B
Sheet 41
Sheet 41
29
26
6) KBC3_SUSPWR
13) KBC3_PWRON
20) KBC3_VRON
7 8
SI3456
SI3456
14) P3.3V
15) P5.0V
17) P1.8V
16) P1.5V
2
9) P1.5V_AUX
11
10
12
DDR3
Memory
Sheet 16-17
18) P1.05V
28) CHP3_SUSSTAT#
6) P3.3V_AUX
PWROK
Battery
PRTC
PRTC
LAN100_SLP
18) P1.05V
16) P1.5V
VRMPWRGD
RTC
28
6
13
ICH9-M
Sheet 22-25
PRTC_BAT CHP3_RTCRST#
INTVRMEN
25) CHP3_CLK_PWRGD
24) VRM3_CPU_PWRGD
27) CPU1_PWRGDCPU
30) PLT3_RST#
PCI3_RST#
1
27
POWER SEQUENCE
CK-505M
Sheet 6
30
6) KBC3_SUSPWR
24) VRM3_CPU_PWRGD
27) CPU1_PWRGDCPU
31) CPU1_CPURST#
30) PLT3_RST#
20
CHP3_DPRSLPVR
CPU1_DPRSTP#
2) VDC
14) P3.3V
19) VCCP3_PWRGD
7) P3.3V_AUX
Samsung
6) KBC3_SUSPWR
8) P5.0V_AUX
20) KBC3_VRON
14
Confidential
21
15
17
21) MCH3_GFX_VR_EN
IGFX_CORE
SC472
Sheet 38
P1.5V_AUX
For DDR3 Power
SC486
Sheet 36
P1.05V
For VCCP_CORE
SC4624
Sheet 37
2) VDC
14) P3.3V
2) VDC
16
3
23) VCC_CORE
24) VRM3_CPU_PWRGD
9) P1.5V_AUX
MEM1_VREF
P0.75V
18) P1.05V
19) VCCP3_PWRGD
IGFX_CORE
SC472
Sheet 38
2-2) VDC_LED
0 ohm
LCD3_BKLTON
LCD3_PWMBIA
23
24
9
18
19
22) IGFX_CORE
VCCP3_PWRGD
For LCD Power
TPS61181
Sheet 40
23) VCC_CORE
18) P1.05V
16) P1.5V
26) KBC3_PWRGD
22) IGFX_CORE
22
LED_VOUT
2
Sheet 7-9
CPU
PWROK
CL_PWROK
10-1) P3.3V 10-1) P1.8V
10) P1.5V
Sheet 11-15
31) CPU1_CPURST#
GMCH
9) P1.5V_AUX
14) P3.3V
PCIe Devices
Revision 1.0
2) VDC
18) P1.05V
14) P3.3V
15) P5.0V
16) P1.5V
GND
16) P1.5V
14) P3.3V
7) P3.3V_AUX
14) P3.3V
LCD_VDD3.3V
LED_VOUT
14) P3.3V
15) P5.0V
31
30) PLT3_RST#
13
Pre FCT PORT
D
WLAN
WLAN
C
LCD
HDD
B
A
SAMSUNG
ELECTRONICS
1
SAMSUNG PROPRIETARY
THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.
4
3
CLOCK DISTRIBUTION
Revision 1.0
2
1
D
CHP3_CLK_PWRGD
C
B
CHP3_CPUSTP# CPU1_BSEL0:2
CHP3_PCISTP#
CK-505M
SSCD
PLL
48/96M
PLL
MAIN
PLL
Page 6
100MHz Diff
DOT 96MHz Diff
200MHz Diff
100MHz Diff
100MHz Diff
GMCH
CLK1_DREFSSCLK
CLK1_DREFCLK
CLK0_HCLK1
48MHz
14.313MHz
CLK0_HCLK0
CPU
MCH3_CLKREQ#
Samsung
DPLLB DPLLA
MPLL HPLL
PCIE PLL
CLK3_USB48
CLK3_ICH14
CLK1_PCIEICH
CLK1_SATA
CHP3_SATACLKREQ#
CLK1_MCH3GPLL
CLK3_FM48
CLK1_MINIPCIE1
MINIPCIE3_CLKREQ1# CLK1_MINIPCIE2
CLK1_MCLK0,1,2,3
800/1067MHz Diff
LCD1_ACLK
HDA3_HDMI_BCLK
ICH
USB PLL
PCIE PLL SATA PLL
CARD READER
WLAN
24MHz
CLK3_PCLKICH
HSDPA/WIBRO
MINIPCIE3_CLKREQ2# CLK1_PCIELOM
LAN (Marvell)
LOM3_CLKREQ#
Confidential
CLK1_EXPCARD
EXPRESS CARD
SODIMM
LED LCD
HD AUDIO
HDA3_AUD_BCLK
RTC Clock
32.768KHz
D
C
B
25MHz
A
14.313MHz
XTAL
SIO(DOCK)
33MHz
4
DEBUG PORT
TPM 1.2 MICOM
TOUCHPAD, THERMAL MONITER, BATTERY, PS2_DOCK
10MHz
A
SAMSUNG
ELECTRONICS
2
13
SAMSUNG PROPRIETARY
THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.
SCHEMATIC ANNOTATIONS AND BOARD INFORMATION
D
4
3
BOARD INFORMATION
2
1
D
PCI Devices
Devices USB
LPC Bridge/IDE/AC97/SMBUS Internal MAC
2
I C / SMB Address
Devices
ICH9M
CK-505M (Clock Generator) SODIMM0
C
MICOM
BATTERY EMC2102
IDSEL# AD29(internal)
AD31(internal) AD24(internal)
Address
Master
1101 001X 1010 000X 1010 001X
Master
0001 011X 0111 101X
REQ/GNT#
Programable
Hex
D2h A0h A4hSODIMM1 C0hPI3HDMI412AD 1010 001X
16h 7Ah
Interrupts
Bus
SMBUS Master
Clock, Unused Clock Output Disable
-
-
-
USB PORT Assign
0 1 2 3
5
ASSIGNED TO USB PORT (LEFT)
USB PORT (RIGHT1) USB HUB1 (DOCK) USB HUB2 (DOCK) BLUETOOTH4 AU6371
Port Number UHCI_3 UHCI_4 UHCI_5
ASSIGNED TO USB PROT (RIGHT2)
6
EXPRESS CARD
7 8
CAMERA FINGER PRINT
9 10 11 HSDPA
WLAN for Combo
Port Number UHCI_0 UHCI_1 UHCI_2
System Power States
Power Rail
B
A
P5.0V
P3.3V
P1.8V P1.5V
P1.05V
P0.75V P5V_AUX P3.3V_AUX
P1.5V_AUX VCC_CORE VCC_CORE
Devices (Page Number)
EMC2102 (10) DISCHARGE, CAMERA, TOUCHPAD (33) AP6680 (41) PI5V330QX (24,42)
CK505M (6)
1.8" SATA HDD (25) DEBUG PORT, Pre FCT PORT & WHITE LED (32) SWITCHED (41) LPC47N207 (43) POWER S/W LED (SUB_11) AU6371 (SUB_12)
CANTIGA GS (14) DISCHARGE (33) SWITCHED (41) CK505M (6)
Pre FCT PORT (32) R5538 (SUB_7)
PENRYN ULV (8) SC4624 (37)
DDR3 (16, 17) SC486 (36) ICH9M (21) EMC2102 (10) ICH9M (21) 88E8055 (27)
TPS51120 (35) CANTIGA GS (14) DDR3 (16, 17)
PENRYN ULV (8,9) CANTIGA GS (12)
ICH9M (21)
1.8" SATA HDD (25) MICOM (26) Pre FCT PORT (32)
FAN (10)
WLAN (29)
PENRYN ULV (8) CANTIGA GS (14)
CANTIGA GS (11,14)
TPS51120 (35) SC486 (36) SC4624 (37) SWITCHED (41)
SWITCHED (41)
SC454 (39)
HDMI CONN. (SUB_10) CRT CONN. (SUB_9)
CANTIGA GS (14) SPI ROM (19) ICH9M (21) LED LCD (23)
HSDPA (30)
DISCHARGE (33) SWITCHED (41) ALC262-VC2 (SUB_4)
PI3HDMI412AD (31) Pre FCT PORT (32)
ALC262-VC2 (SUB_4) R5538 (SUB_7)
AES1610 (SUB_14)
ICH9M (21) Pre FCT PORT (32)
STMUX1000 (28) WLAN (29) LAN JACK LED (32)
SLB9635 (43) R5538 (SUB_7)
ICH9M (21) SC486 (36)
Samsung
SC454 (39)
SC472 (38)
DISCHARGE & BLUETOOTH (33)
WLAN (29) HSDPA (30)
ICH9M (21)
Confidential
SWITCHED (41)
DISCHARGE (33)
USB PORT (7,11)
Voltage Rails
Power Rail
AD_DC VDC
CHG_REF PRTC_BAT P5.0V_FILT P12.0V_ALW P5.0V_ALW
MICOM_P3V
LCD_VDD3V LED VOUT VDC_LED P5.0V_CRT VCC_CRT
P1.2V_LAN P1.8V_P2.5V_LAN
P3.3V_MCD
VID4
VID5
0
0
0 0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
0
0 0
1
0
0
1
0
0
1
0 0
0
1
0
0
1
0
0
1
0
0
1
0
1
0
1
0
0
1
0
0
1
0
0 0
0
1
0
0
1
0
0
1
0
0
1
Descriptions Primary DC system power supply (9 to 19V)
Charger Reference Voltage Source
3.3V supply for the RTC well. ??? ??? ???
Output voltage of ISL6256(Charger) (if VDC is removed, it will be off)
3.3V (LED LCD) 7V-19V (LED LCD) VDC (LED LCD)
5.0V (CRT Conn.)
5.0V (CRT)
Internal Regulator’s Power of LAN Controller
3.3V (7-in-1 Socket)
VID2
VID3
VID1
VID0
VoltageVID6
115
.
0
0
0
0
0
0
0
1
0
0
1
0
1
0
0 0
1
0
1
1
0
1
1
0
0
0
1
0
0
1 1
1
0
1
1
0
1
1
0
1
1
0
1
1
1
1
1
1
0
0
0
0
0
0
0
1
0
0
1
0 0
1
0
0
1
0
0
1
1
0
1
1
1
0
0
1
0
0
1
1
0
1
1
0
1
1
0
1
1
0
1
1
1
1
1
1
0
0
4
8
7
.
1
1
4
7
5
.
0
1
2
.
4
6
1
1
.
0
4
5
0
1
4
7
3
.
1
1
5
4
2
.
0
1
.
4
1
2
1
1
.
4
0
0
0
1
.
3
8
7
1
1
.
3
7
5
0
.
1
2
3
6
1
1
.
0
3
5
0
1
.
7
3
3
1
1
.
5
3
2
0
1
.
3
1 1
2
1
1
.
3
0
0
0
1
.
2
7
8
1
1
.
2
5
7
0
1
.
2
6
2
1
1
.
2
5
0
0
1
.
3
2
7
1
.
1
2
2
5
0
.
2
1
1
2
1
0
1
0
.
2
0
8
1
7
.
1
1
7
5
1
.
1
0
6
2
1
.
1
1
.
1
0
5
1
0
.
3
7
1
1
1
2
5
.
1
1
0
1
1
.
1
2
1
Active Mode
Power Rail
P1.05V_PEG P5.0V P3.3V P1.8V P1.5V P1.05 P0.75V P5.0V_AUX P3.3V_AUX P1.5_AUX VCC_CORE IGFX_CORE
AUD_P5V AMP_VDD AVDD
P1.5V_EXT P3.3V_AUX_EXT P3.3V_EXT
3.3V_VDD FP_P3.3V
Descriptions P1.05V (Direct Media Interface Compensation)
5.0V Power Rail (off in S3-S5)
3.3V Power Rail (off in S3-S5)
1.8V Power Rail (off in S3-S5)
1.5V Power Rail (off in S3-S5)
1.05V Power Rail (off in S3-S5) DDR3 Termination
5.0V Power Rail (off in S4-S5)
3.3V Power Rail (off in S4-S5)
1.5V Power Rail (off in S4-S5) Core Voltage for PENRYN ULV Core Voltage for CANTIGA GS
5.0V switched power rail (off in S3-S5)
5.0V (Audio AMP)
5.0V (ADI1986)
1.5V (R5538, EXPRESS CARD)
3.3V (R5538, EXPRESS CARD)
3.3V (AES1610, FINGER PRINT)
3.3V (AES1610, FINGER PRINT)
CPU Core Voltage Table
VID4 VID3 VID2 VID1
0
0
0
5
0
0
0
5
0 0
0
0
5
0
0 5 0
0
5 0
0
5
0
0
0
5
0 0
0
0
5
0
0
0
5
0
0
0
5
0
0
0
5
0
0 5
0
0
0
5
0
0
0 0
5
0
0
0
5
0
0 5
0 0 0
Active / Deeper Sleep Dual Mode
1 1
0
1
0
1
0
1
0
1
0
1
0
1
0 0
1 1
0
1
0
1
0
1
0
1
0
1
0
1
0 1
1 1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
11
1
1
1
1
1
1 1
1
1
1
1
1
0
0
0
0
0
0
0
0
0
1
0
1 1
0
1
0 1
0
1
0
1
0
1
0
1
1
1
1
1
1
1
1 0 0
0 0
0 0
0 0
1
1
0
1
0
1
0
0
1
0
1
0
1
0
1
1
1
1
1
1
1
1
1
VID0VID5 VoltageVID6
1
.
1
00
0
0
0
5
1
0
8
.
7
1
0 1 1 0 0 1
1 0 0 1 10 0 0 1 1 00 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1
5
1
.
0
7
0
0
2
5
.
0
1
6
1
0
1
.
5
0
0
0
7
1
0
3
1
.
5 0
1
0
2
0
.
5
5
.
0
1
1
1
2
0
0
1
0
.
0
0 5
8
.
9
0
7
1
0
7
5
.
9
0
0
9
5
2
0
.
6
1
0
.
9
5
0
0
0
5
.
7
1
9
0
3
0
.
5
0
9
0
2
0
2
1
9 910
0
0..
050
00.
5
1
8
8
7
.
7
0
0
8
5
6
2
8
1
0.
5
.
0
0
0
8
0
5
.
3
7
8
1
0
5
0.
2
5
0
8
0
5
8
1
00.
2
1
8
0
.
0
0
0
7
1
00.
5
7
8
5
0
7
.
0
7
2
1
6
5
7
0. 7
00.
0
0
0
5
7
7
3
5
.
1
5
.
2
7
0
0
0
7
2
0
5
.
1
1
0
1
0
1
0
1
0
1 1
0
1
0
1
0
1
0 0
1
0
1
0
1
0
1 1
0
1
0
1
0
1
0
1
0
Deeprer Sleep / Deep Power Down Mode
1
00 0
1
0
1
0
1 1
0
1
0
1
0
1
0
Programmable Deep Power Down
1
0 0
1
0
1 1
0
1
0
1
0
1 11 00
GMCH Core Voltage
V3
EN
V2
0
0
1
0
0
1
0
0
1
0
1
0
0
0
1
0
1
0
0
1
0
0
1
0
0
1
1
0
1
1 1
0
1 1
0
1
1
0
1 1
0
1
1
0
1
1
0
1
1
0
1
1
0
1
1
0
1
1
1
0
1
0
1
1
0
1
0
1
1
0
1
1 1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
Render Suspend States Render Performance States
VID4 VID3 VID2 VID1
0
00 0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
0
1
0
1
0
1
0
1 1 1
0
1
0
0
1
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
1
1
1
1
1 1
1
110
1 1
1
1
1
1
1
1
1
X
0X
X
0
0
0
0
1
0
1
0
0
1
0
1
1
1
1
1
0
0
0
0
1
0
1
0
0
1 1
0
1
1
1
1
0
0
0 1
0
1
0
0
1 1
0 1
1
1
1
0
0
0
0
0
1 1
0
0
1
0
1
1
1
1
1
0
0
VoltageV4
V0
V1
1.250
0
0
0
0
0
1
1
1
0
0
1
0
0
1
1
1
0
0 0
1 0
1 1
1
0
0 1
0
0
1
1
1
0
0
1
0
0
1
1
1
0
0
1
0
0
1
1
1
0
0
1
0
0
1
1
1
0
0
1
0 1
0
1
1
X
X
VoltageVID6
0
.
00. .
0
. .
0
.
0
0. .
0
00. .
0
. .
0
.
0
0. .
0
00. .
0
. .
0
.
0
0. .
0
0
. .
0 0
.
0
. .
0
.
0
.
0
.
0
1.225
1.200
1.175
1.150
1.125
1.100
1.075
1.050
1.025
1.000
0.975
0.950
0.925
0.900
0.875
0.850
0.825
0.800
0.775
0.750
0.725
0.700
0.675
0.650
0.625
0.600
0.575
0.550
0.525
0.500
0.400
0.000
00
00.7 5
6
8
7
7
0
6
5
6
5
6
2 0
0
6
5
7
5
3
6
5
2
6
0 5
2
6
1 00
00.6 5
5
8
7
7
0
5
5
6
5
5
2 0
5
0
5
7
3
5
5
5
2
5
0
5
2
5
00
00.5
5
4
7
8 7
4
0
5
6
2
4
5 0
0
4
5 3
7
4
5
2
0
5
4
5
1
4
2
0
0
4
0
5
8
3
7
7
3
0
5
6
3
2
5 0
5
0
3
3
3
7
5
2
0
3
5
5
2
1
3
0
0
0
3
ELECTRONICS
01 0 0 1 1 1 1 0 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1
VID0VID5
0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0
1 0 1 0 1 0 1 0
1 0 1 0 1 0 1 0
SAMSUNG
C
B
A
4
3
2
1
SAMSUNG PROPRIETARY
THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.
4
3
2
1
CK505M
D
FSA
BSEL0 BSEL1
C
B
CLK REQ DEVICE
CLK REQ A CLK REQ B
A
CLK REQ E CLK REQ F
SEL_LCDCLK*
LOW HIGH
FSB
0
0
0
0 01 01
0
1 1
0 100 MHz
1
1 166 MHz
11
SATA GMCH MINI CARD EXP3_CLKREQ#
Pin 20/21
SRC_0/SRC_0#
FSC
HOST CLK
BSEL2
266 MHz
0
333 MHz
1
200 MHz
0
400 MHz
1 0
133 MHz 1 0 1
RSVD
CHP3_CLK_PWRGD
CLK3_PCLKMICOM
CHP3_SATACLKREQ#
SRC PORT
4
CLK3_MMC48
CLK3_USB48 CPU1_BSEL0
CPU1_BSEL1 CPU1_BSEL2
CLK3_ICH14
CHP3_CPUSTP#
CHP3_PCISTP#
CLK3_PCLKICH
CLK3_DBGLPC
MCH3_CLKREQ#
SMB3_CLK
SMB3_DATA
SRC2 SRC4 SRC6 SRC8
Pin 24/25
PEG_CLK/PEG_CLK#DOT_96/DOT_96#
27M & 27M_SS
VDD_SRC_IO
nostuff
22.6
R95 R94
2.2K
R96
10K
R69
22.6
R90
22.6 1%
R93 R73
22.6
R70
475 1%
R68
475
R91
14.31818MHz
C76
0.018nF
50V
Place 14.318MHz within 500mils of CK-505
P1.5V
B11
BLM18PG181SN1
P1.5V_B_CLK_VDDIO_MN
10V
100nF
C106
6.3V
10000nF-X5R
C96
nostuff
C102
50V
5%50V
0.033nF
C80
0.01nF
0.5pF
10K 1%
R71
VDD_IO
10V
100nF
C115
1%
10K
R92
6.3V
10000nF-X5R
C691
CLK3_USB48_R_MN
CLK3_ICH14_R_MN
50V 5%0.022nF
50V 5%
0.022nF
C101
C100
C109
1nF 1nF 50V
U20 SLG8SP513
19
VDD_IO
33
VDD_SRC_IO1
43
VDD_SRC_IO2
52
VDD_SRC_IO3
56
VDD_CPU_IO
27
VDD_PLL3_IO
55
NC
17
USB_FS_A
64
FSB_TESTMODE
5
REF_FS_C_TEST_SEL
44
CPUSTOP#
45
PCISTOP#
63
CLKPWRGD_PWRDN#
14
PCIF_5_ITP_EN
13
PCI_4_SEL_LCDCLK#
12
PCI_3
11
PCI_2
10
PCI_1_CLKREQ_B#
8
PCI_0_CLKREQ_A#
7
SCL
6
SDA
3
XTAL_IN
2
XTAL_OUT
18
VSS_48
59
VSS_CPU
22
VSS_IO
15
VSS_PCI
26
VSS_PLL3
1
VSS_REF
30
VSS_SRC1
36
VSS_SRC2
49
VSS_SRC3
1205-003156
3.465V
THERM_GND
65
C94
1nF
VDD_REF
VDD_PCI
VDD_PLL3
VDD_SRC VDD_CPU
CPU1_MCH
CPU1_MCH#
SRC11_CLKREQH#
SRC11#_CLKREQG#
SRC8_ITP
SRC8#_ITP#
SRC7_CLKREQF#
SRC7#_CLKREQE#
SRC3_CLKREQC#
SRC3#_CLKREQD#
LCDCLK_27M
LCDCLK#_27M_SS
SRC0_DOT96
SRC0#_DOT96#
VDD_CPU_IO VDD_PLL3_IO
10V
6.3V
10000nF-X5R
C95
1% 1%22.6
1%
1%
1%22.6
1%
1%
Y1
1
6.3V
10000nF-X5R
100nF
C104
C108
nostuff
0.01nF
0.5pF
C79
50V
CLK3_PCLKICH_R_MN
CLK3_TPMLPC_R_MN
Samsung
CLK3_PCLKMICOM_R_MN
MCH3_CLKREQ#_R_MN CHP3_SATACLKREQ_R_MN
CLK3_XTAL_IN_14M_MN CLK3_XTAL_OUT_14M_MN
2
Confidential
C97
0.018nF 50V
VDD_48
CPU0
CPU0#
SRC10
SRC10#
SRC9
SRC9#
SRC6
SRC6#
SRC4
SRC4#
SRC2
SRC2#
P3.3V
C93
50V50V
P3.3V_B_CLK_VDD_MN
4 16 9 23
46 62
61 60
58 57
40 39
41 42
37 38
54 53
51 50
48 47
34 35
31 32
28 29
24 25
20 21
B10 BLM18PG181SN1
VDD_REF
VDD_48 VDD_PCI VDD_SRC
10V
10V
100nF
C105
100nF
C98
6.3V
10000nF-X5R
C690
VDD_PLL3
10V
100nF
C103
This part is 64pin QFN package.
3
2
C107
1nF 50V
CLK0_HCLK0 CLK0_HCLK0#
CLK0_HCLK1 CLK0_HCLK1#
MIN3_CLKREQ2# LOM3_CLKREQ#
CLK1_MINIPCIE2 CLK1_MINIPCIE2#
CLK1_PCIELOM CLK1_PCIELOM#
MIN3_CLKREQ1# CLK1_MINIPCIE1
CLK1_MINIPCIE1# CLK1_MCH3GPLL
CLK1_MCH3GPLL# CLK1_PCIEICH
CLK1_PCIEICH# CLK1_SATA
CLK1_SATA# CLK1_DREFSSCLK
CLK1_DREFSSCLK# CLK1_DREFCLK
CLK1_DREFCLK#
10V
100nF
C99
VDD_CPU
10000nF-X5R
C92
1
6.3V
SAMSUNG
D
C
B
A
ELECTRONICS
4
SAMSUNG PROPRIETARY
SAMSUNG PROPRIETARY
THIS DOCUMENT CONTAINS CONFIDENTIAL
THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
PROPRIETARY INFORMATION THAT IS
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.
EXCEPT AS AUTHORIZED BY SAMSUNG.
4
2
3
2
1
1
D
D D
ULV CPU(Penryn SFF)
P1.05V
R51
56.2
CPU1_A#(16:3)
C
C
CPU1_ADSTB0#
CPU1_A#(35:17)
B
B
CPU1_ADSTB1#
11-D1
11-C1
11-D1
11-C1
CPU1-1 PENRYN_SFF
3
P2
A_3#
4
V4
A_4#
5
W1
A_5#
6
T4
A_6#
7
AA1
A_7#
8
AB4
A_8#
9
T2
A_9#
10
AC5
A_10#
11
AD2
A_11#
12
AD4
A_12#
13
AA5
A_13#
14
AE5
A_14#
15
AB2
A_15#
16
AC1
A_16#
Y4
ADSTB_0#
17
AN1
A_17#
18
AK4
A_18#
19
AG1
A_19#
20
AT4
A_20#
21
AK2
A_21#
22
AT2
A_22#
23 20
AH2
A_23#
24
AF4
A_24#
25
AJ5
A_25#
26
AH4
A_26#
27
AM4
A_27#
28
AP4
A_28#
29
AR5
A_29#
30
AJ1
A_30#
31
AL1
A_31#
32
AM2
A_32#
33
AU5
A_33#
34
AP2
A_34#
35
AR1
A_35#
AN5
ADSTB_1#
1 OF 4
ADS# BNR# BPRI#
BR0#
DEFER#
DRDY# DBSY#
IERR#
ADDR GROUP0ADDR GROUP1
INIT#
CONTROLICH
LOCK#
RESET#
RS_0# RS_1# RS_2#
TRDY#
HIT#
HITM#
A20M# FERR#
IGNNE#
STPCLK#
LINT0
Samsung
LINT1
SMI#
REQ_0# REQ_1# REQ_2# REQ_3# REQ_4#
0902-002347
1%
M4 J5 L5
M2 N5
F38 J1
B40 D8
N1 G5
K2 H4 K4 L1
H2 F2
C7 D4 F10
F8 C9 C5 E5
R1 R5 U1 P4 W5
11-C1
CPU1_ADS#
11-C1
CPU1_BNR#
11-C1
CPU1_BPRI#
11-C1
CPU1_BREQ#
11-B1
CPU1_DEFER#
11-B1
CPU1_DRDY#
11-B1
CPU1_DBSY#
18-C1
CPU1_INIT#
11-B1
11-A1 11-A1 11-A1 11-B1
11-B1 11-B1
18-C1 18-C1 18-C1
18-C1 18-C1 18-C1 18-C1 11-B1
CPU1_LOCK# CPU1_CPURST#
CPU1_RS0# CPU1_RS1# CPU1_RS2# CPU1_TRDY#
CPU1_HIT# CPU1_HITM#
CPU1_A20M# CPU1_FERR# CPU1_IGNNE#
CPU1_STPCLK# CPU1_INTR CPU1_NMI CPU1_SMI# CPU1_REQ#(4:0)
32-A3 11-B4
0 62 1 2 3 4
CPU1_D#(15:0)
CPU1_DSTBN0#
CPU1_DSTBP0#
CPU1_DBI0#
CPU1_D#(31:16)
CPU1_DSTBN1#
CPU1_DBI1#
11-D4
11-B1 11-B1 11-B1 11-D4
11-B1 11-B1 11-B1
0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15
16 17 18 19
21 22 23 24 25 26 27 28 29 30 31
G43
G39
M40 G41 M44
AB44
W41
AA41 AB40 AD40 AC41 AA43
W43
F40 E43
J43 H40 H44
E41 L41 K44 N41 T40
L43 K40
J41 P40
P44 V40 V44
R41 N43
U41
Y40 Y44 T44 U43
R43
CPU1-4 PENRYN_SFF
D_0# D_1# D_2# D_3# D_4# D_5# D_6# D_7# D_8# D_9# D_10# D_11# D_12# D_13# D_14# D_15# DSTBN_0# DSTBP_0# DINV_0#
D_16# D_17# D_18# D_19# D_20# D_21# D_22# D_23# D_24# D_25# D_26# D_27# D_28# D_29# D_30# D_31# DSTBN_1# DSTBP_1# DINV_1#
DATA GRP0DATA GRP1
DATA GRP2DATA GRP3
0902-002347
4 OF 4
D_32# D_33# D_34# D_35# D_36# D_37# D_38# D_39# D_40# D_41# D_42# D_43# D_44# D_45# D_46#
D_47# DSTBN_2# DSTBP_2#
DINV_2#
D_48#
D_49#
D_50#
D_51#
D_52#
D_53#
D_54#
D_55#
D_56#
D_57#
D_58#
D_59#
D_60#
D_61#
D_62#
D_63# DSTBN_3# DSTBP_3#
DINV_3#
AP44 AR43 AH40 AF40 AJ43 AG41 AF44 AH44 AM44 AN43 AM40 AK40 AG43 AP40 AN41 AL41 AK44 AL43 AJ41
AV38 AT44 AV40 AU41 AW41 AR41 BA37 BB38 AY36 AT40 BC35 BC39 BA41 BB40 BA35 AU43 AY40 AY38 BC37
11-D4
11-B1 11-B1 11-B1 11-D4
11-B1 11-B1 11-B1
CPU1_D#(47:32)
CPU1_DSTBN2# CPU1_DSTBP2# CPU1_DBI2# CPU1_D#(63:48)
CPU1_DSTBN3# CPU1_DSTBP3#CPU1_DSTBP1# CPU1_DBI3#
32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47
48 49 50 51 52 53 54 55 56 57 58 59 60 61
63
D
CC
B
B
Confidential
A
A
SAMSUNG
ELECTRONICS
4
4
333
2
2
1
1
A
A
4
4
4 3
4
SAMSUNG PROPRIETARY
SAMSUNG PROPRIETARY
SAMSUNG PROPRIETARY
SAMSUNG PROPRIETARY
THIS DOCUMENT CONTAINS CONFIDENTIAL
THIS DOCUMENT CONTAINS CONFIDENTIAL
THIS DOCUMENT CONTAINS CONFIDENTIAL
THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
PROPRIETARY INFORMATION THAT IS
PROPRIETARY INFORMATION THAT IS
PROPRIETARY INFORMATION THAT IS
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.
EXCEPT AS AUTHORIZED BY SAMSUNG.
EXCEPT AS AUTHORIZED BY SAMSUNG.
EXCEPT AS AUTHORIZED BY SAMSUNG.
4
34
3 131
3
3
3
2
2
2 1
2
2
2
1
1
1
D
D
D
D
D
D
GTLREF : Keep the Voltage divider within 0.5" of the first GTLREF0 pin with Zo=55ohm trace. Minimize coupling of any switching signals to this net.
C
C
C
C
C
C
USE PROCHOT* 56ohm --> 68ohm
P1.05V
B
B
B
GTLREF : Keep the Voltage divider within 0.5" of the first GTLREF0 pin with Zo=55ohm trace. Minimize coupling of any switching signals to this net.
COMP0,2(COMP1,3) should be connected with Zo=27.4ohm(55ohm) trace shorter than 1/2" to their respective Banias socket pins.
GND test points within 100mil of the VCC/VSSsense at the end of the line. Route the VCC/VSSsense as a Zo=55ohm traces with equal length. Observe 3:1 spacing b/w VCC/VSSsense lines and 25mil away (preferred 50mil) from any other signal. And GND via 100mil away from each of the VCC/VSS test point vias.
R57
1K 1%
R61
2K 1%
CLK0_HCLK0
CLK0_HCLK0#
CPU1_SLP#
CPU1_DPSLP#
CPU1_DPRSTP#
CPU1_DPWR#
CPU1_PWRGDCPU
CPU1_VID(0:6)
CPU2_THERMDA CPU2_THERMDC
CPU1_THRMTRIP#
CPU1_BSEL0 CPU1_BSEL1 CPU1_BSEL2
R56 R55 R58 R59
CPU1_VCCSENSE CPU1_VSSSENSE
6-C1 6-C1
11-B4 18-C1 12-B1 18-C1 39-B4 11-B1 18-C1 32-A3 39-C4
P1.05V
R52
56.2 1%
10-C2 10-C2 10-A3 12-B1 18-C1
11-A36-C3
6-C3 11-A3
11-A36-C3
27.4 1%
54.9
1% 1%27.4 1%
54.9
39-B18-A3
8-A3 39-B1
TP1030 TP1035 TP1032
ULV CPU(Penryn SFF)
P1.05V
EC507 220uF
2.5V AD
nostuff
A35
BCLK_0
C35
BCLK_1
D10
SLP#
B8
DPSLP#
G7
DPRSTP#
C41
DPWR#
E7
PWRGOOD
BD10
0 1 2 3 4 5 6
PSI#
BD8
VID_0
BC7
VID_1
BB10
VID_2
BB8
VID_3
BC5
VID_4
BB4
VID_5
AY4
VID_6
D38
PROCHOT#
BB34
THRMDA
BD34
THRMDC
B10
THERMTRIP#
A37
BSEL_0
C37
BSEL_1
B38
BSEL_2
AW43
GTLREF
AE43
COMP_0
AD44
COMP_1
AE1
COMP_2
AF2
COMP_3
BD12
VCCSENSE
BC13
VSSSENSE
Samsung
E37
TEST1
D40
TEST2
C43
TEST3
AE41
TEST4
AY10
TEST5
AC43
TEST6
C538
Confidential
22000nF-X5R 20%
6.3V
HCLKTHERMAL
C654 C556
1000nF-X5R
1000nF-X5R
A13
VCCP_1
A33
VCCP_2
AA7
VCCP_3
AA9
VCCP_4
AA11
VCCP_5
AA13
VCCP_6
AA35
VCCP_7
AA37
VCCP_8
AB10
VCCP_9
AB12 K14
VCCP_10
AB14
VCCP_11
AB36
VCCP_12
AB38
VCCP_13
AC7
VCCP_14
AC9
VCCP_15
AC11
VCCP_16
AC13
VCCP_17
AC35
VCCP_18
AC37
VCCP_19
AD14
VCCP_20
AE7
VCCP_21
AE9
VCCP_22
AE11
VCCP_23
AE13
VCCP_24
AE35
VCCP_25
AE37
VCCP_26
AF10
VCCP_27
AF12
VCCP_28
AF14
VCCP_29
AF36
VCCP_30
AF38
VCCP_31
AG7
VCCP_32
AG9
VCCP_33
AG11
VCCP_34
AG13
VCCP_35
AG35
VCCP_36
C615
1000nF-X5R
C618
1000nF-X5R
6.3V
Y14
AG37
C555
1000nF-X5R
6.3V
C611
1000nF-X5R
6.3V
W13
W35
W37
VCCP_143
VCCP_144
VCCP_145
VCCP_37
VCCP_38
VCCP_39
AJ7
AJ9
AH14
W7
W9
W11
VCCP_140
VCCP_141
VCCP_142
VCCP_40
VCCP_41
VCCP_42
AJ11
AJ13
AJ35
C656
1000nF-X5R
6.3V6.3V 6.3V6.3V
C619
1000nF-X5R
6.3V
V36
V38
V14
VCCP_138
VCCP_139
VCCP_137
VCCP_45
VCCP_43
VCCP_44
AJ37
AK10
AK12
C655
1000nF-X5R
6.3V
C550
1000nF-X5R
6.3V
U9
U11
U13
U35
U37
V10
V12
VCCP_130
VCCP_131
VCCP_132
VCCP_133
VCCP_134
VCCP_135
VCCP_136
CPU1-2 PENRYN_SFF
2 OF 4
0902-002347
VCCP_46
VCCP_47
VCCP_48
VCCP_49
VCCP_50
VCCP_51
VCCP_52
AL7
AL9
AL11
AL13
AK14
AK36
AK38
C614
1000nF-X5R
6.3V
C561
1000nF-X5R
6.3V
T14
U7
R37
VCCP_128
VCCP_129
VCCP_127
VCCP_55
VCCP_53
VCCP_54
AN7
AL35
AL37
C559
1000nF-X5R
R11
R13
R35
VCCP_124
VCCP_125
VCCP_126
VCCP_56
VCCP_57
VCCP_58
AN9
AN11
AN13
C617
1000nF-X5R
6.3V
P38
R7
R9
VCCP_121
VCCP_122
VCCP_123
VCCP_59
VCCP_60
VCCP_61
AP10
AN35
AN37
C657
1000nF-X5R
6.3V
C612
1000nF-X5R
6.3V
P10
P12
P14
P36
VCCP_117
VCCP_118
VCCP_119
VCCP_120
VCCP_62
VCCP_63
VCCP_64
VCCP_65
AR7
AP12
AP36
AP38
VCC_CORE
C554
1000nF-X5R
6.3V6.3V
N13
N35
N37
VCCP_114
VCCP_115
VCCP_116
VCCP_66
VCCP_67
VCCP_68
AR9
AR11
AR13
C616
1000nF-X5R
6.3V
N7
N9
N11
VCCP_111
VCCP_112
VCCP_113
VCCP_70
VCCP_71
VCCP_69
B12
AU11
AU13
VCCP_109 VCCP_108 VCCP_107 VCCP_106
VCCP_110
VCCP_105 VCCP_104 VCCP_103 VCCP_102 VCCP_101 VCCP_100
VCCP_99 VCCP_98 VCCP_97 VCCP_96 VCCP_95 VCCP_94 VCCP_93 VCCP_92 VCCP_91 VCCP_90 VCCP_89 VCCP_88 VCCP_87 VCCP_86 VCCP_85 VCCP_84 VCCP_83 VCCP_82 VCCP_81 VCCP_80 VCCP_79 VCCP_78 VCCP_77 VCCP_76 VCCP_75 VCCP_74
VCCP_72
VCCP_73
B14
M14 L37 L35 L13 L11 L9 L7 K38 K36
K12 K10 J37 J35 J13 J11 H36 H14 H12 G35 G13 G11 F36 F34 F14 F12 E35 E33 E13 E11 D32 D14 D12 C33 C13 B32
XDP/ITP SIGNALSRSVD
VCCA_1 VCCA_2
PREQ#
PRDY# BPM_0# BPM_1# BPM_2# BPM_3#
TCK TDO
TMS
TRST#
DBR#
RSVD01 RSVD02 RSVD03 RSVD04 RSVD05 RSVD06 RSVD07
B34 D34
AV2 AV10 AY8 BA7 BA5 AY2
AV4 AW7
TDI
AU1 AW5 AV8 J7
V2 Y2 AG5 AL5 J9 F4 H8
20-D3
R592
R63
54.9 1%
ITP3_DBRRST#
Placed as close as possible to VCCA pins.
C553
10000nF-X5R
10nF
16V
P1.05V
R593
54.9
54.9 1%
1%
R62
54.9 1%
C551
D
D
DAD
D
D
P1.5V
6.3V
C
C
C
C
C
C
B
BB
BB
B
B
B
VCC/VSSsense lines between the Penryn CPU and the VR should have a trace width of 18mils on 7mil spacing
A
A
A
AA
with trace impedance of Zo=27.4ohm Place PU and PD within 1 inch of CPU
4 11
4
4
4
4
4
CPU1_VCCSENSE
CPU1_VSSSENSE
R591
39-B18-B4
R590
8-B4 39-B1
3
3 22B2
3
3 1
3
100
100
VCC_CORE
1%
C552
22000nF-X5R
1%
A
A
A
A
A2A
C558
C658
22000nF-X5R
22000nF-X5R
20%
20%
6.3V
6.3V
C659
22000nF-X5R
22000nF-X5R
20%
20%
6.3V
6.3V
C557
C660
22000nF-X5R
20%
20%
6.3V
6.3V
2
2
1
1
1
SAMSUNG
ELECTRONICS
SAMSUNG PROPRIETARY
THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.
4
3 2
1
D
C
B
THERMAL SENSOR & FAN CONTROL
C72
10000nF-X5R
6.3V
P3.3V_AUX
R79
10K 1%
C73
100nF 10V
FAN5_VDD
FAN3_FDBACK#
P3.3V_AUXP5.0V
R81
49.9 1%
P3.3V_AUX_THM_VDD3V
C82
100nF 10V
0
THM3_TRIP_SET_MN
R78
1.5K 1%
95 degree Shut Down
R80
nostuff
Samsung
U11 EMC2112-BP-TR
1
VDD_3V
16
VDD_5V_1
19
VDD_5V_2
9
RESET#
17
FAN_1
18
FAN_2
20
TACH
10
ADDR_SEL
6
SHDN_SEL
7
TRIP_SET
1209-001887
5.5V
SMBUS Address 7Ah
SMDATA
SMCLK
ALERT#
SYS_SHDN#
DP3_DN2 DN3_DP2
GND
THERMAL_PAD
DN1 DP1
CLK
14 15
12 8
2 3
4
THM3_THERMDN_MN
5
THM3_THERMDP_MN
11 13
21
P3.3V
1% 10K
R76
1% 10K
R74
P3.3V_AUX
1% 10K
R75
Place in 400mil near pin4,5
C81
0.47nF
C613
2.2nF 50V
5%
4.7K
R77
50V
Opposite side of CPU.
Check if PU is doubled to Micom Side.
KBC3_THERM_SMDATA KBC3_THERM_SMCLK
THM3_ALERT# THM3_STP#
CPU2_THERMDC CPU2_THERMDA
2
1
3
40V
MMBT3904 Q509
C606
0.022nF 50V
nostuff
nostuff
10mil width and 10mil spacing. For Intel 45nm(From penryn)
3
1
C607
0.022nF 50V
2
nostuff
Q508 MMBT3904
40V
C608
0.047nF 50V
nostuff
Stuff when 2TR far from each other
D
C
B
C71
10000nF-X5R
6.3V
P3.3V
R60
10K 1%
J3 HDR-4P-SMD
1 2 3 4
5
MNT1
6
MNT2
3711-000922
Angle Type
1
SAMSUNG
ELECTRONICS
A
SHDN_SEL MODE
CH1(INTEL MODE)
0
HIGH Z
CH3(DIODE MODE)
1
EXT.DIODE2 (DIODE MODE)
Line Width = 20 mil
FAN5_VDD
Confidential
FAN3_FDBACK#
A
2
SAMSUNG PROPRIETARY
THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.
D
VCC_CORE
3
ULV CPU(Penryn SFF)
2
14
D
VCC_1 VCC_2 VCC_3 VCC_4 VCC_5 VCC_6 VCC_7 VCC_8 VCC_9 VCC_10 VCC_11 VCC_12 VCC_13 VCC_14 VCC_15 VCC_16 VCC_17 VCC_18 VCC_19 VCC_20 VCC_21 VCC_22 VCC_23 VCC_24 VCC_25 VCC_26 VCC_27 VCC_28 VCC_29 VCC_30 VCC_31 VCC_32 VCC_33 VCC_34 VCC_35 VCC_36 VCC_37 VCC_38 VCC_39 VCC_40 VCC_41 VCC_42 VCC_43 VCC_44 VCC_45 VCC_46 VCC_47 VCC_48 VCC_49 VCC_50 VCC_51 VCC_52 VCC_53 VCC_54 VCC_55 VCC_56 VCC_57 VCC_58 VCC_59 VCC_60 VCC_61 VCC_62 VCC_63 VCC_64 VCC_65
Y32
VCC_220
VCC_66
AP20
AA33 AB16 AB18 AB20 AB22 AB24 AB26 AB28 AB30
AB32 AC33 AD16 AD18 AD20 AD22 AD24 H32 AD26
C
B B
AD28 AD30 AD32
AE33
AF16
AF18
AF20
AF22
AF24
AF26
AF28
AF30
AF32 AG33 AH16 AH18 AH20 AH22 AH24 AH26 AH28 AH30 AH32
AJ33 AK16 AK18 AK20 AK22 AK24 AK26 AK28 AK30 AK32 AL33
AM14 AM16 AM18 AM20 AM22 AM24 AM26 AM28 AM30 AM32 AN33
AP14 AP16 AP18
Y28
Y30
VCC_218
VCC_219
VCC_67
VCC_68
AP22
AP24
Y24
Y26
VCC_216
VCC_217
VCC_70
VCC_69
AP28
AP26
Y20
Y22
VCC_214
VCC_215
VCC_71
VCC_72
AP30
AP32
Y18
VCC_213
VCC_73
AR33
W33
Y16
VCC_211
VCC_212
VCC_75
VCC_74
AT14
AT16
V24
V26
V28
V30
V32
V20
V22
VCC_206
VCC_207
VCC_208
VCC_209
VCC_210
VCC_205
CPU1-3 PENRYN_SFF
3 OF 4
0902-002347
VCC_76
VCC_77
VCC_78
VCC_79
VCC_80
VCC_81
AT18
AT20
AT22
AT24
AT26
AT28
AT30
V16
V18
VCC_202
VCC_203
VCC_204
VCC_82
VCC_83
VCC_84
AT32
AT34
T32
U33
VCC_200
VCC_201
VCC_85
VCC_86
AV14
AU33
T28
T30
VCC_198
VCC_199
VCC_87
VCC_88
AV16
AV18
T26
T24
VCC_197
VCC_196
VCC_90
VCC_89
AV22
AV20
P32
R33
T16
T18
T20
T22
VCC_194
VCC_195
VCC_192
VCC_193
P30
VCC_190
VCC_191
VCC_189
P26
P28
VCC_187
VCC_188
P22
P24
VCC_185
VCC_186
Samsung
Confidential
VCC_94
VCC_95
VCC_96
VCC_97
VCC_98
VCC_93
AV28
AV30
AV32
AY14
AY16
AY18
VCC_99
AY20
AY22
VCC_100
VCC_101
AY24
VCC_91
AV24
AV26
VCC_92
P18
P20
VCC_183
VCC_184
VCC_102
VCC_103
AY26
AY28
N33
P16
VCC_181
VCC_182
VCC_104
VCC_105
AY30
AY32
M30
M32
VCC_179
VCC_180
VCC_106
VCC_107
B16
B18
M28
M26
VCC_177
VCC_178
VCC_108
VCC_109
B20
B22
M24
VCC_175 VCC_174 VCC_173
VCC_176
VCC_172 VCC_171 VCC_170 VCC_169 VCC_168 VCC_167 VCC_166 VCC_165 VCC_164 VCC_163 VCC_162 VCC_161 VCC_160 VCC_159 VCC_158 VCC_157 VCC_156 VCC_155 VCC_154 VCC_153 VCC_152 VCC_151 VCC_150 VCC_149 VCC_148 VCC_147 VCC_146 VCC_145 VCC_144 VCC_143 VCC_142 VCC_141 VCC_140 VCC_139 VCC_138 VCC_137 VCC_136 VCC_135 VCC_134 VCC_133 VCC_132 VCC_131 VCC_130 VCC_129 VCC_128 VCC_127 VCC_126 VCC_125 VCC_124 VCC_123 VCC_122 VCC_121 VCC_120 VCC_119 VCC_118 VCC_117 VCC_116 VCC_115 VCC_114 VCC_113 VCC_112 VCC_111
VCC_110
B24
M22 M20 M18 M16 L33 K32 K30 K28 K26 K24 K22 K20 K18 K16 J33
H30 H28 H26 H24 H22 H20 H18 H16 G33 F32 F30 F28 F26 F24 F22 F20 F18 F16 D30 D28 D26 D24 D22 D20 D18 D16 BD32 BD30 BD28 BD26 BD24 BD22 BD20 BD18 BD16 BD14 BB32 BB30 BB28 BB26 BB24 BB22 BB20 BB18 BB16 BB14 B30 B28 B26
A5
VSS_1
A7
VSS_2
A9
VSS_3
A11
VSS_4
A15
VSS_5
A17
VSS_6
A19
VSS_7
A21
VSS_8
A23
VSS_9
A25
VSS_10
A27
VSS_11
A29
VSS_12
A31
VSS_13
A39
VSS_14
A41
VSS_15
AA3
VSS_16
AA15
VSS_17
AA17
VSS_18
AA19
VSS_19
AA21
VSS_20
AA23
VSS_21
AA25
VSS_22
AA27
VSS_23
AA29
VSS_24
AA31
VSS_25
AA39
VSS_26
AB6
VSS_27
AB8
VSS_28
AB34
VSS_29
AB42
VSS_30
AC3
VSS_31
AC15
VSS_32
AC17
VSS_33
AC19
VSS_34
AC21
VSS_35
AC23
VSS_36 VSS_360
AC25
VSS_37
AC27
VSS_38
AC29
VSS_39
AC31
VSS_40
AC39
VSS_41
AD6
VSS_42
AD8
VSS_43
AD10
VSS_44
AD12
VSS_45
AD34
VSS_46
AD36
VSS_47
AD38
VSS_48
AD42
VSS_49
AE3
VSS_50
AE15
VSS_51
AE17
VSS_52
AE19
VSS_53
AE21
VSS_54
AE23
VSS_55
AE25
VSS_56
AE27
VSS_57
AE29
VSS_58
AE31
VSS_59
AE39
VSS_60
AF6
VSS_61
AF8
VSS_62
AF34
VSS_63
AF42
VSS_64
AG3
VSS_65
AG15
VSS_66 VSS_67
VSS_132 VSS_131 VSS_130 VSS_129 VSS_128 VSS_127 VSS_126 VSS_125 VSS_124 VSS_123 VSS_122 VSS_121 VSS_120 VSS_119 VSS_118 VSS_117 VSS_116 VSS_115 VSS_114 VSS_113 VSS_112 VSS_111 VSS_110 VSS_109 VSS_108 VSS_107 VSS_106 VSS_105 VSS_104 VSS_103 VSS_102 VSS_101 VSS_100
VSS_99 VSS_98 VSS_97 VSS_96 VSS_95 VSS_94 VSS_93 VSS_92 VSS_91 VSS_90 VSS_89 VSS_88 VSS_87 VSS_86 VSS_85 VSS_84 VSS_83 VSS_82 VSS_81 VSS_80 VSS_79 VSS_78 VSS_77 VSS_76 VSS_75 VSS_74 VSS_73 VSS_72 VSS_71 VSS_70 VSS_69 VSS_68
AP42 AP34 AP8 AP6 AN39 AN31 AN29 AN27 AN25 AN23 AN21 AN19 AN17 AN15 AN3 AM42 AM38 AM36 AM34 AM12 AM10 AM8 AM6 AL39 AL31 AL29 AL27 AL25 AL23 AL21 AL19 AL17 AL15 AL3 AK42 AK34 AK8 AK6 AJ39 AJ31 AJ29 AJ27 AJ25 AJ23 AJ21 AJ19 AJ17 AJ15 AJ3 AH42 AH38 AH36 AH34 AH12 AH10 AH8 AH6 AG39 AG31 AG29 AG27 AG25 AG23 AG21 AG19 AG17
AR3
VSS_133
AR15
VSS_134
AR17
VSS_135
AR19
VSS_136
AR21
VSS_137
AR23
VSS_138
AR25
VSS_139
AR27
VSS_140
AR29
VSS_141
AR31
VSS_142
AR35
VSS_143
AR37
VSS_144
AR39
VSS_145
AT6
VSS_146
AT8
VSS_147
AT10
VSS_148
AT12
VSS_149
AT36
VSS_150
AT38
VSS_151
AT42
VSS_152
AU3
VSS_153
AU7
VSS_154
AU9
VSS_155
AU15
VSS_156
AU17
VSS_157
AU19
VSS_158
AU21
VSS_159
AU23
VSS_160
AU25
VSS_161
AU27
VSS_162
AU29
VSS_163
AU31
VSS_164
AU35
VSS_165
AU37
VSS_166
AU39
VSS_167
AV6
VSS_168
AV12
VSS_169
AV34
VSS_170
AV36
VSS_171
AV42
VSS_172
AV44
VSS_173
AW1
VSS_174
AW3
VSS_175
AW9
VSS_176
AW11
VSS_177
AW13
VSS_178
AW15
VSS_179
AW17
VSS_180
AW19
VSS_181
AW21
VSS_182
AW23
VSS_183
AW25
VSS_184
AW27
VSS_185
AW29
VSS_186
AW31
VSS_187
AW33
VSS_188
AW35
VSS_189
AW37
VSS_190
AW39
VSS_191
AY6
VSS_192
AY12
VSS_193
AY34
VSS_194
AY42
VSS_195
AY44
VSS_196
B4
VSS_197 VSS_198B6VSS_199
E19 E21
VSS_264
E17
VSS_263
E15
VSS_262
E9
VSS_261
E3
VSS_260
E1
VSS_259
D44
VSS_258
D42
VSS_257
D36
VSS_256
D6
VSS_255
D2
VSS_254
C39
VSS_253
C31
VSS_252
C29
VSS_251
C27
VSS_250
C25
VSS_249
C23
VSS_248
C21
VSS_247
C19
VSS_246
C17
VSS_245
C15
VSS_244
C11
VSS_243
C3
VSS_242
BD40
VSS_241
BD38
VSS_240
BD36
VSS_239
BD6
VSS_238
BD4
VSS_237
BC41
VSS_236
BC33
VSS_235
BC31
VSS_234
BC29
VSS_233
BC27
VSS_232
BC25
VSS_231
BC23
VSS_230
BC21
VSS_229
BC19
VSS_228
BC17
VSS_227
BC15
VSS_226
BC11
VSS_225
BC9
VSS_224
BC3
VSS_223
BB42
VSS_222
BB36
VSS_221
BB12
VSS_220
BB6
VSS_219
BB2
VSS_218
BA43
VSS_217
BA39
VSS_216
BA33
VSS_215
BA31
VSS_214
BA29
VSS_213
BA27
VSS_212
BA25
VSS_211
BA23
VSS_210
BA21
VSS_209
BA19
VSS_208
BA17
VSS_207
BA15
VSS_206
BA13
VSS_205
BA11
VSS_204
BA9
VSS_203
BA3
VSS_202
BA1
VSS_201
B42
VSS_200
B36
G15 G17 G19 G21 G23 G25 G27 G29 G31 G37
H10 H34 H38 H42
M10 M12 M34 M36 M38 M42
N15 N17 N19
VSS_395 VSS_394 VSS_393 VSS_392 VSS_391 VSS_390 VSS_389 VSS_388 VSS_387 VSS_386 VSS_385 VSS_384 VSS_383 VSS_382 VSS_381 VSS_380 VSS_379 VSS_378 VSS_377 VSS_376 VSS_375 VSS_374 VSS_373 VSS_372 VSS_371 VSS_370 VSS_369 VSS_368 VSS_367 VSS_366 VSS_365 VSS_364 VSS_363 VSS_362 VSS_361
VSS_359 VSS_358 VSS_357 VSS_356 VSS_355 VSS_354 VSS_353 VSS_352 VSS_351 VSS_350 VSS_349 VSS_348 VSS_347 VSS_346 VSS_345 VSS_344 VSS_343 VSS_342 VSS_341 VSS_340 VSS_339 VSS_338 VSS_337 VSS_336 VSS_335 VSS_334 VSS_333 VSS_332 VSS_331
Y42 Y38 Y36 Y34 Y12 Y10 Y8 Y6 W39 W31 W29 W27 W25 W23 W21 W19 W17 W15 W3 V42 V34 V8 V6 U39 U31 U29 U27 U25 U23 U21 U19 U17 U15 U5 U3 T42 T38 T36 T34 T12 T10 T8 T6 R39 R31 R29 R27 R25 R23 R21 R19 R17 R15 R3 P42 P34 P8 P6 N39 N31 N29 N27 N25 N23 N21
VSS_265
E23
VSS_266
E25
VSS_267
E27
VSS_268
E29
VSS_269
E31
VSS_270
E39
VSS_271
F6
VSS_272
F42
VSS_273
F44
VSS_274
G1
VSS_275
G3
VSS_276
G9
VSS_277 VSS_278 VSS_279 VSS_280 VSS_281 VSS_282 VSS_283 VSS_284 VSS_285 VSS_286 VSS_287
H6
VSS_288 VSS_289 VSS_290 VSS_291 VSS_292
J3
VSS_293
J15
VSS_294
J17
VSS_295
J19
VSS_296
J21
VSS_297
J23
VSS_298
J25
VSS_299
J27
VSS_300
J29
VSS_301
J31
VSS_302
J39
VSS_303
K6
VSS_304
K8
VSS_305
K34
VSS_306
K42
VSS_307
L3
VSS_308
L15
VSS_309
L17
VSS_310
L19
VSS_311
L21
VSS_312
L23
VSS_313
L25
VSS_314
L27
VSS_315
L29
VSS_316
L31
VSS_317
L39
VSS_318
M6
VSS_319
M8
VSS_320 VSS_321 VSS_322 VSS_323 VSS_324 VSS_325 VSS_326
N3
VSS_327 VSS_328 VSS_329 VSS_330
C
AA
SAMSUNG
ELECTRONICS
4
3
2
1
SAMSUNG PROPRIETARY
THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO’S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.
4
D
P1.05V
Placed as close to the CANTIGA GS pin as possible
R48
221 1%
11-A4
R49
C63
100
100nF
1%
10V
MCH1_HSWING
C
P1.05V
R570
1K
R569
1%
2K 1%
11-A4
MCH1_HVREF
B
A
CPU1_D#(63:0)
CPU1_CPURST#
CPU1_SLP#
MCH1_HSWING
MCH1_HVREF
16V470nF
C604
16V
470nF
C609
P1.05V
7-B1 7-B2 7-C1 7-C2
16V470nF
C605
C589
10000nF-X5R
6.3V
7-C3 8-C4
11-C4
R50
11-C4
32-A3
3
0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63
24.9 1%
C586
100nF 10V
C595
C635
100nF
100nF
10V
10V
J7
H_D#_0
H6
H_D#_1
L11
H_D#_2
J3
H_D#_3
H4
H_D#_4
G3
H_D#_5
K10
H_D#_6
K12
H_D#_7
L1
H_D#_8
M10
H_D#_9
M6
H_D#_10
N11
H_D#_11
L7
H_D#_12
K6
H_D#_13
M4
H_D#_14
K4
H_D#_15
P6
H_D#_16
W9
H_D#_17
V6
H_D#_18
V2
H_D#_19
P10
H_D#_20
W7
H_D#_21
N9
H_D#_22
P4
H_D#_23
U9
H_D#_24
V4
H_D#_25
U1
H_D#_26
W3
H_D#_27
V10
H_D#_28
U7
H_D#_29
W11
H_D#_30
U11
H_D#_31
AC11
H_D#_32
AC9
H_D#_33
Y4
H_D#_34
Y10
H_D#_35
AB6
H_D#_36
AA9
H_D#_37
AB10
H_D#_38
AA1
H_D#_39
AC3
H_D#_40
AC7
H_D#_41
AD12
H_D#_42
AB4
H_D#_43
Y6
H_D#_44
AD10
H_D#_45
AA11
H_D#_46
AB2
H_D#_47
AD4
H_D#_48
AE7
H_D#_49
AD2
H_D#_50
AD6
H_D#_51
AE3
H_D#_52
Samsung
AG9
H_D#_53
AG7
H_D#_54
AE11
H_D#_55
AK6
H_D#_56
AF6
H_D#_57
AJ9
H_D#_58
AH6
H_D#_59
AF12
H_D#_60
AH4
H_D#_61
AJ7
H_D#_62
AE9
H_D#_63
J11
H_CPURST#
G9
H_CPUSLP#
B6
H_SWING
D4
H_RCOMP
Confidential
K18
H_DVREF
L17
H_AVREF
K14
VTTLF_1
P2
VTTLF_2
Y12
VTTLF_3
CPU1_BSEL0 CPU1_BSEL1 CPU1_BSEL2
6-C3 8-C4 6-C3 8-B4 6-C3 8-B4
AA32
VCC_1
AA34
VCC_2
AA40
VCC_3
HOST DATA BUSVTTLF
AC34
VCC_4
AC35
VCC_5
AC40
VCC_6
AC41
VCC_7
AD32
VCC_8
CFG_0
K26
AD34
VCC_9
CFG_1
G23
AD35
AD40
VCC_10
CFG_2
J25
G25
AJ35
AJ40
AJ41
AL25
AL27
AL28
AL29
AL31
AL32
VCC_31
VCC_32
VCC_33
VCC_34
VCC_35
VCC_36
AL34
VCC_37
AD41
AE32
VCC_11
VCC_12
AE34
AE40
VCC_13
VCC_14
AG34
AG40
VCC_15
VCC_16
AH32
AH31
VCC_17
VCC_18
AH34
AH35
VCC_20
VCC_19
AH40
AH41
VCC_21
VCC_22
AJ25
AJ28
AJ31
AJ32
AJ34
VCC_23
VCC_30
VCC_24
VCC_25
VCC_26
VCC_27
VCC_28
VCC_29
VCC CORE VTT
GMCH(CANTIGA GS)
GMCH1-1 CANTIGA-GS 1 OF 5
0904-002394
CFG
VCC_NCTF_7
VCC_NCTF_8
VCC_NCTF_4
VCC_NCTF_5
VCC_NCTF_6
VCC_NCTF_3
VCC_NCTF_2
CFG_3
CFG_4
L25
CFG_5
L27
CFG_6
F24
CFG_7
D24
CFG_8
D26
CFG_9
J23
CFG_10
B26
A23
CFG_11
CFG_12
B24
C23
CFG_13
CFG_14
B22
K24
CFG_15
C25
CFG_16
CFG_17
L23
L33
CFG_18
CFG_19
K32
K34
VCC_NCTF_1
CFG_20
AA37
AA38
AC37
AD37
AE37
AE38
AG37
AG38
AH37
AL40
AM24
AM25
AM27
VCC_39
VCC_40
VCC_41
VCC_42
VCC_38
VCC_NCTF_9
VCC_NCTF_12
VCC_NCTF_13
VCC_NCTF_10
VCC_NCTF_11
AJ37
AL38
AL37
AM37
2
AM28
AM29
AM31
AM32
AM34
VCC_43
VCC_44
VCC_45
VCC_46
VCC_NCTF_14
VCC_NCTF_15
VCC_NCTF_16
VCC_NCTF_17
AN37
AN38
AR34
AR35
AM38
AM35
AM40
AN35
AN41
AR41
VCC_49
VCC_50
VCC_51
VCC_47
VCC_48
NC
VCC_NCTF_22
VCC_NCTF_18
VCC_NCTF_19
VCC_NCTF_20
VCC_NCTF_21
AT34
AT35
AT37
AR37
AR38
AT40
AT41
N36
W34
W35
VCC_52
VCC_53
VCC_54
VCC_55
VCC_56
VCC_NCTF_23
VCC_NCTF_24
VCC_NCTF_25
VCC_NCTF_26
VCC_NCTF_27
T34
R34
R37
R38
AT38
W41
Y34
Y40
Y41
VCC_59
VCC_60
VCC_61
VCC_57
VCC_58
VCC_NCTF_32
VCC_NCTF_28
VCC_NCTF_29
VCC_NCTF_30
VCC_NCTF_31
T37
T38
U34
U35
U37
R11
R13
R1
VTT_2
VTT_3
VTT_4R3VTT_5R5VTT_6R7VTT_7R9VTT_8
VTT_1
VCC_NCTF_33
VCC_NCTF_34
VCC_NCTF_35
VCC_NCTF_36
VCC_NCTF_37
Y37
U38
W37
W38
T10
T12
VCC_NCTF_38
Y38
T2
VTT_9
T8
T4
VTT_10
VTT_11
VTT_12T6VTT_13
H_A#_3 H_A#_4 H_A#_5 H_A#_6 H_A#_7 H_A#_8
H_A#_9 H_A#_10 H_A#_11 H_A#_12 H_A#_13 H_A#_14 H_A#_15 H_A#_16 H_A#_17 H_A#_18 H_A#_19 H_A#_20 H_A#_21 H_A#_22
HOST ADDRESS BUSHOST CONTROL
H_A#_23 H_A#_24 H_A#_25 H_A#_26 H_A#_27 H_A#_28 H_A#_29 H_A#_30 H_A#_31 H_A#_32 H_A#_33 H_A#_34 H_A#_35
H_ADS# H_ADSTB#_0 H_ADSTB#_1
H_BNR#
H_BPRI#
H_BREQ#
H_DEFER#
H_DBSY#
H_DPWR#
H_DRDY#
H_HIT# H_HITM# H_LOCK# H_TRDY#
HPLL_CLK
HPLL_CLK#
H_DINV#_0 H_DINV#_1 H_DINV#_2 H_DINV#_3
H_DSTBN#_0 H_DSTBN#_1 H_DSTBN#_2 H_DSTBN#_3
H_DSTBP#_0 H_DSTBP#_1 H_DSTBP#_2 H_DSTBP#_3
H_REQ#_0 H_REQ#_1 H_REQ#_2 H_REQ#_3 H_REQ#_4
H_RS#_0 H_RS#_1 H_RS#_2
L15 B14 C15 D12 F14 G17 B12 J15 D16 C17 D14 K16 F16 B16 C21 D18 J19 J21 B18 D22 G19 J17 L21 L19 G21 D20 K22 F18 K20 F20 F22 B20 A19
F10 A15 C19 C9 B8 C11
E5 D6 G11 H2
C7 F8 A11 D8
AH10 AJ11
L9 N7 AA7 AG3
K2 N3 AA3 AF4
L3 M2 Y2 AF2
J13 L13 C13 G13 G15
F4 F2 G7
P1.05V
1
C653
1000nF-X5R
6.3V
3 4 5 6 7 8
9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35
0 1 2 3 4
C610
10000nF-X5R
6.3V
7-C4
7-C3
CPU1_ADS#
7-C4
CPU1_ADSTB0#
7-B4
CPU1_ADSTB1#
7-C3
CPU1_BNR#
7-C3
CPU1_BPRI#
7-C3
CPU1_BREQ#
7-C3
CPU1_DEFER#
7-C3
CPU1_DBSY#
8-C4
CPU1_DPWR#
7-C3
CPU1_DRDY#
7-B3
CPU1_HIT#
7-B3
CPU1_HITM#
7-C3
CPU1_LOCK#
7-B3
CPU1_TRDY#
6-C1
CLK0_HCLK1
6-C1
CLK0_HCLK1#
7-C2
CPU1_DBI0#
7-B2
CPU1_DBI1#
7-C1
CPU1_DBI2#
7-B1
CPU1_DBI3#
7-C2
CPU1_DSTBN0#
7-B2
CPU1_DSTBN1#
7-C1
CPU1_DSTBN2#
7-B1
CPU1_DSTBN3#
7-C2
CPU1_DSTBP0#
7-B2
CPU1_DSTBP1#
7-C1
CPU1_DSTBP2#
7-B1
CPU1_DSTBP3#
7-B3
CPU1_REQ#(4:0)
7-C3
CPU1_RS0#
7-C3
CPU1_RS1#
7-B3
CPU1_RS2#
SAMSUNG
P1.05V
EC505 220uF
2.5V AD
CPU1_A#(35:3)
ELECTRONICS
nostuff
D
C
B
A
4
3
2
1
SAMSUNG PROPRIETARY
THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.
4
D
Place near to the CANTIGA
CRT3_DDCCLK
CRT3_DDCDATA
CRT3_HSYNC CRT3_VSYNC
CRT3_BLUE
CRT3_GREEN
CRT3_RED
C
B
MCH3_LCDVDDON
24-C4 24-D4
24-D2 24-C2
24-A3 24-A3 24-A3
EMC Request
LCD3_EDID_CLK
LCD3_EDID_DATA
MCH3_BKLTEN
LCD3_BRIT
LCD1_ADATA0# LCD1_ADATA1# LCD1_ADATA2#
LCD1_ADATA0 LCD1_ADATA1 LCD1_ADATA2
LCD1_ACLK
LCD1_ACLK#
50V
50V
0.033nF
0.033nF
C593
C549
50V
0.033nF
C548
23-C4 23-C4
23-C2 23-B2 40-B3
23-C4 23-C4 23-C4
23-C4 23-C4 23-C4
23-C4 23-C4
150 1%
R565
R564
1% 150
R552
R46
1%150
R550
R549
R567 R551 R568
R45
A
HDA3_HDMI_BCLK
HDA3_HDMI_SYNC
HDA3_HDMI_RST#
HDA3_HDMI_SDI1 HDA3_HDMI_SDO
18-C3 18-C3 18-C3 18-C3 18-B3
P1.05V
C602
10000nF-X5R
6.3V
4
R566
40.2
2.4K
1%40.2 1%
976 1/10W
75 75 75
1%
1% 1% 1%
1%
33
C596
1000nF-X5R
6.3V
MCH1_HDMI_HPD#
D36
CRT_DDC_CLK
C35
CRT_DDC_DATA
J33
CRT_HSYNC
G31
CRT_VSYNC
J29
CRT_BLUE
G29
CRT_GREEN
F30
CRT_RED
D32
CRT_TVO_IREF
E29
CRT_IRTN
B34
TV_DCONSEL_0
D34
TV_DCONSEL_1
J27
TVA_DAC
E27
TVB_DAC
G27
TVC_DAC
F26
TVA_RTN
J37
L_DDC_CLK
L35
L_DDC_DATA
K38
L_CTRL_CLK
L37
L_CTRL_DATA
B36
L_VDD_EN
C37
L_BKLT_EN
D38
L_BKLT_CTRL
G45
LVDSA_DATA#_0
F46
LVDSA_DATA#_1
G41
LVDSA_DATA#_2
C45
LVDSA_DATA#_3
F44
LVDSA_DATA_0
G47
LVDSA_DATA_1
F40
LVDSA_DATA_2
A45
LVDSA_DATA_3
B46
LVDSA_CLK
D46
LVDSA_CLK#
B40
LVDSB_DATA#_0
A41
LVDSB_DATA#_1
F42
LVDSB_DATA#_2
D48
LVDSB_DATA#_3
D40
LVDSB_DATA_0
C41
LVDSB_DATA_1
G43
LVDSB_DATA_2
B48
LVDSB_DATA_3
B44
LVDSB_CLK
D44
LVDSB_CLK#
F50
LVDS_IBG
H46
LVDS_VBG
P44
LVDS_VREFH
K46
LVDS_VREFL
C29
HDA_BCLK
B28
HDA_SYNC
B30
HDA_RST#
D28
HDA_SDI
A27
HDA_SDO
C631
1000nF-X5R
6.3V
C646
100nF 10V
3
2
GMCH(CANTIGA GS)
HDMI / DVI#
VR Enalbe Signal to support Graphics Render Stanby Mode Cantiga GS chipset integrates the VID straps. However, straps on enable-pin are still needed.
Option A : GFX_VR_EN signal to graphic VR enable pin.
Add a 100-kOhm pull-down on the board on this signal.
Option B : Leave GFX_VR_EN no connect and route
SLP_S3# to GFX VR Enable pin
Place within 500 mils of the CANTIGA GS.
U45 T44
G33 G37 F38 F36 G35
G39
20-D2
AG55
20-D2
AL49
20-D2
AH54
20-D2
AL47
20-D2
AG53
20-D2
AK50
20-D2
AH52
20-D2
AL45
20-D2
AG49
20-D2
AJ49
20-D2
AJ47
20-D2
AG47
20-D2
AF50
20-D2
AH50
20-D2
AJ45
20-D2
AG45
6-B1
B42
6-B1
D42
6-B1
B50
6-B1
D50
6-B1
R49
6-B1
P50
20-C2
AK52
CL_CLK
PWROK
RSTIN#
TSATN#
AK54 AW40 AL53
AL55 J35
F6 K36
AY39 BB18
K28 J39 L39
F34 F32
B38 A37
C31 K42
D10
20-C2
20-C2
39-B4 18-C1 8-C4
R587
12-A2 6-B3
10V 10V 10V 10V
Y52
AB50
AE47
W55
PEG_TX_11
PEG_TX_12
PEG_TX_13
PEG_TX_14
PEG_TX_10
AC27
AC29
AC31
VCC_AXG_14
VCC_AXG_15
VCC_AXG_16
VCC_AXG_17
VCC_AXG_77
VCC_AXG_78
VCC_AXG_79
VCC_AXG_80
Y27
Y29
Y31
RSVD_18
31-C3
0 1 2 3
AD52
PEG_TX_15
PEG_COMPI
PEG_COMPO
GFX_VID_0 GFX_VID_1 GFX_VID_2 GFX_VID_3 GFX_VID_4
GFX_VR_EN
DMI_RXN_0 DMI_RXN_1 DMI_RXN_2 DMI_RXN_3
DMI_RXP_0 DMI_RXP_1 DMI_RXP_2 DMI_RXP_3
DMI_TXN_0 DMI_TXN_1 DMI_TXN_2 DMI_TXN_3
DMI_TXP_0 DMI_TXP_1 DMI_TXP_2 DMI_TXP_3
DPLL_REF_CLK
DPLL_REF_CLK#
DPLL_REF_SSCLK
DPLL_REF_SSCLK#
PEG_CLK
PEG_CLK#
CL_DATA
CL_PWROK
CL_RST#
CL_VREF
PM_SYNC#
PM_DPRSTP#
DPRSLPVR
THERMTRIP# PM_EXT_TS#_0 PM_EXT_TS#_1
DDPC_CTRLCLK
DDPC_CTRLDATA
SDVO_CTRLCLK
SDVO_CTRLDATA
MISC PM ME CLK DMI
CLKREQ#
ICH_SYNC#
AC55
AE49
AF54
PEG_RX#_12
PEG_RX#_13
PEG_RX#_14
PEG_RX#_15
31-C3
E51
F48
J55
PEG_RX_0
PEG_RX_1
J49
M54
M50
PEG_RX_2
PEG_RX_3
PEG_RX_4
3 2 1 0
AA49
P52
U47
PEG_RX_8
PEG_RX_5
PEG_RX_6
PEG_RX_7
C60 C68 C62 C66
V50
AB52
V54
PEG_RX_9
PEG_RX_10
100nF 100nF 100nF 100nF
AC47
AC53
AD50
PEG_RX_11
PEG_RX_12
PEG_RX_13
PEG_RX_14
10V 10V 10V 10V
L47
AF52
PEG_TX#_0
PEG_RX_15
PCIE GFX
H54
F52
P46
PEG_TX#_2
PEG_TX#_3
PEG_TX#_1
L55
T46
R53
PEG_TX#_4
PEG_TX#_5
PEG_TX#_6
U49
T54
Y46
PEG_TX#_7
PEG_TX#_8
PEG_TX#_9
AB46
W53
Y54
AC49
PEG_TX#_10
PEG_TX#_11
PEG_TX#_12
J47
AF46
AD54
PEG_TX#_13
PEG_TX#_14
PEG_TX#_15
N47
H52
F54
PEG_TX_2
PEG_TX_0
PEG_TX_1
C65 C61 C67 C59
L53
R47
R55
PEG_TX_3
PEG_TX_4
PEG_TX_5
100nF 100nF 100nF 100nF
T52
W47
T50
PEG_TX_8
PEG_TX_6
PEG_TX_7
AA47
PEG_TX_9
VGATVLVDSHDA
31-B2
D52
G49
K54
PEG_RX#_0
PEG_RX#_1
PEG1_TXN(3:0) PEG1_TXP(3:0)
Y50
V52
W49
AB54
P54
V46
PEG_RX#_8
PEG_RX#_6
PEG_RX#_7
AD46
PEG_RX#_9
PEG_RX#_10
PEG_RX#_11
H50
M52
N49
PEG_RX#_2
PEG_RX#_3
PEG_RX#_4
PEG_RX#_5
GMCH1-2 CANTIGA-GS
2 OF 5
0904-002394
AA15
AD19
AE18
AD18
AC19
AC18
AA18
VCC_AXG_NCTF_4
VCC_AXG_NCTF_5
VCC_AXG_NCTF_6
VCC_AXG_NCTF_3
VCC_AXG_NCTF_2
VCC_AXG_NCTF_1
AE19
AG18
AG19
AH19
AJ18
AH18
VCC_AXG_NCTF_7
VCC_AXG_NCTF_8
VCC_AXG_NCTF_9
VCC_AXG_NCTF_10
VCC_AXG_NCTF_11
VCC_AXG_NCTF_12
AL18
AL19
AM18
AM19
R18
R21
R22
VCC_AXG_NCTF_13
VCC_AXG_NCTF_14
VCC_AXG_NCTF_15
VCC_AXG_NCTF_16
VCC_AXG_NCTF_17
VCC_AXG_NCTF_18
U29
T31
T32
U18
U19
R25
R27
R29
R31
T18
T21
T22
T25
VCC_AXG_NCTF_20
VCC_AXG_NCTF_21
VCC_AXG_NCTF_22
VCC_AXG_NCTF_23
VCC_AXG_NCTF_24
VCC_AXG_NCTF_25
VCC_AXG_NCTF_26
VCC_AXG_NCTF_19
GFX VCC NCTF GFX VCC
VCC_AXG_NCTF_27
U21
T27
T29
VCC_AXG_NCTF_30
VCC_AXG_NCTF_31
VCC_AXG_NCTF_32
VCC_AXG_NCTF_33
VCC_AXG_NCTF_28
VCC_AXG_NCTF_29
VCC_AXG_NCTF_34
U31
U22
U24
U25
U27
U28
VCC_AXG_NCTF_40
VCC_AXG_NCTF_35
VCC_AXG_NCTF_36
VCC_AXG_NCTF_37
VCC_AXG_NCTF_38
VCC_AXG_NCTF_39
AA16
W18
W19
Y18
VCC_AXG_1
VCC_AXG_2
VCC_AXG_NCTF_41
VCC_AXG_NCTF_42
VCC_AXG_NCTF_43
VCC_AXG_NCTF_44
AA21
VCC_AXG_3
GFX VCC
Samsung
VCC_AXG_18
VCC_AXG_19
VCC_AXG_20
VCC_AXG_21
VCC_AXG_22
VCC_AXG_23
AD16
AD21
AD22
AD24
AD25
AD27
AD29
Confidential
NC_3A7NC_4
NC_5
NC_6
NC_7
NC_2
NC_1
A54
B54
A52
A49
BE1
BH1
C594
100nF 10V
BE55
VCC_AXG_30
VCC_AXG_31
VCC_AXG_32
VCC_AXG_33
VCC_AXG_28
VCC_AXG_29
AE28
AE29
AE31
AE27
VCC_AXG_34
VCC_AXG_35
AG15
AG22
AG24
VCC_AXG_36
VCC_AXG_37
VCC_AXG_38
VCC_AXG_39
AG27
AG28
AG29
AG31
VCC_AXG_40
VCC_AXG_41
VCC_AXG_42
VCC_AXG_43
AH15
AH16
AH21
AH22
VCC_AXG_45
VCC_AXG_46
VCC_AXG_47
VCC_AXG_44
AH25
AH27
AH28
AH24
VCC_AXG_48
VCC_AXG_49
VCC_AXG_50
VCC_AXG_51
AJ15
AJ16
AJ21
AH29
VCC_AXG_54
VCC_AXG_55
VCC_AXG_52
VCC_AXG_53
AJ22
AJ24
AL16
AL15
VCC_AXG_56
VCC_AXG_57
VCC_AXG_58
VCC_AXG_59
AL21
AL22
AM15
AM16
VCC_AXG_60
VCC_AXG_61
VCC_AXG_62
VCC_AXG_63
T15
R16
AM21
AM22
T16
VCC_AXG_24
VCC_AXG_25
VCC_AXG_26
VCC_AXG_27
AE15
AE22
AE24
AD31
NC CMOS RSVD
NC_21
NC_8
BH55
NC_9
BK1
NC_11
NC_10
BK2
NC_12
BK54
BK55
NC_13
NC_14
BL2
NC_15
BL4
BL49
NC_16
NC_17
BL52
NC_18
BL54
NC_19
BL7
D55
NC_20
G1
G55
NC_22
ME_JTAG_TCK
ME_JTAG_TDI
ME_JTAG_TDO
ME_JTAG_TMS
AT44
AP44
AN45
AN47
RSVD_1
AL11
AK10
RSVD_2
RSVD_3
AN11
AM10
RSVD_4
AW42
P3.3V
R563
R562
R548
10K 10K 10K
1/16W1% 1% 1/16W 1% 1/16W
12-B1 12-B1
6-B312-A1
MCH3_EXTTS0#
MCH3_EXTTS1#
MCH3_CLKREQ#
VCC_AXG_64
VCC_AXG_65
VCC_AXG_66
U15
U16
RSVD_5
RSVD_6
RSVD_7
B55
BB20
AA28
AA27
AA24
AA22
VCC_AXG_7
VCC_AXG_6
VCC_AXG_5
VCC_AXG_4
VCC_AXG_67
VCC_AXG_68
VCC_AXG_69
VCC_AXG_70
W15
W21
W24
W25
RSVD_8
RSVD_9
RSVD_11
RSVD_10
C27
BF18
BF20
BE19
AC16
AC21
AA29
AA31
VCC_AXG_8
VCC_AXG_9
VCC_AXG_10
VCC_AXG_11
VCC_AXG_73
VCC_AXG_74
VCC_AXG_71
VCC_AXG_72
W32
W27
W29
W31
RSVD_12
RSVD_13
RSVD_14
RSVD_15J9RSVD_16
J41
J43
F12
D30
AC22
AC24
AC25
VCC_AXG_12
VCC_AXG_13
VCC_AXG_75
VCC_AXG_76
Y15
Y21
Y24
RSVD_17
L41
L43
2
R561
DMI1_TXN_0 DMI1_TXN_1 DMI1_TXN_2 DMI1_TXN_3
DMI1_TXP_0 DMI1_TXP_1 DMI1_TXP_2 DMI1_TXP_3
DMI1_RXN_0 DMI1_RXN_1 DMI1_RXN_2 DMI1_RXN_3
DMI1_RXP_0 DMI1_RXP_1 DMI1_RXP_2 DMI1_RXP_3
CLK1_DREFCLK CLK1_DREFCLK#
CLK1_DREFSSCLK CLK1_DREFSSCLK#
CLK1_MCH3GPLL
26-C4
CLK1_MCH3GPLL#
20-C4 20-C3
CHP3_CL_CLK_0
20-B3 10-C3
CHP3_CL_DATA_0 KBC3_PWRGD CHP3_CL_RST_0#
20-D3
20-C339-B3
100 1%
4.7K
R547
MCH3_CLKREQ#
20-A3
MCH3_ICHSYNC#
1
CHP3_PM_SYNC# CPU1_DPRSTP# CHP3_DPRSLPVR
8-C410-A318-C1 12-A3 12-A3
P3.3V
42-B2 42-B2
56.2
R47
13
P1.05V_PEG
1%49.9
44-B4 44-B1 26-C4 20-C4 20-B3 20-C3 10-C3
KBC3_PWRGD PLT3_RST#
CPU1_THRMTRIP# MCH3_EXTTS0# MCH3_EXTTS1#
MCH3_HDMI_CLK MCH3_HDMI_DATA
1%
SAMSUNG
43-C3 43-C2 26-C2 19-C2 19-A2
P1.05V
C623
100nF 10V
P1.05V
R581
1K 1%
R580
511 1%
For Cantiga
ELECTRONICS
D
C
B
A
SAMSUNG PROPRIETARY
THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.
D
C C
B
P1.5V_AUX
R594
80.6 1%
R595
80.6 1%
A
4
MEM1_ABS(2:0)
MEM1_ADM(7:0)
MEM1_ADQS#(7:0)
MEM1_ADQS(7:0)
MEM1_AMA(14:0)
MEM1_ACAS# MEM1_ARAS#
MEM1_AWE#
MEM1_CS0# MEM1_CS1#
MEM1_ODT0 MEM1_ODT1
MEM1_CKE0 MEM1_CKE1
CLK1_MCLK0
CLK1_MCLK0#
CLK1_MCLK1
CLK1_MCLK1#
P1.5V_AUX
R586
1K 1%
R585
3.01K 1%
R584
1K 1%
C639
100nF 10V
C636
100nF 10V
16-C4
16-B4
16-A4
16-B4
16-D4
16-C4 16-C4 16-B4
16-C4 16-C4
16-B4 16-B4
16-C4 16-C4
16-C4 16-C4 16-C4 16-C4
MEM1_ADQ(63:0)
0 1 2
0 1 2 3 4 5 6 7
0 1
AW45
2 3 4 5 6 7
0
2 3 4 5 6 7
0 1 2 3 4 5 6 7 8 9 10 11
BG25
12 13 14
C667
2200nF-X5R
nostuff
10V
C666
nostuff
2200nF-X5R 10V
16-D3
BC21
SA_BS_0
BJ21
SA_BS_1
BJ41
SA_BS_2
AT50
SA_DM_0
BB50
SA_DM_1
BB46
SA_DM_2
BE39
SA_DM_3
BB12
SA_DM_4
BE7
SA_DM_5
AV10
SA_DM_6
AR9
SA_DM_7
AR49
SA_DQS#_0 SA_DQS#_1
BC45
SA_DQS#_2
BA41
SA_DQS#_3
BA13
SA_DQS#_4
BA11
SA_DQS#_5
BA9
SA_DQS#_6
AN9
SA_DQS#_7
AR47
SA_DQS_0
BA45
SA_DQS_1
BE45
SA_DQS_2
BC41
SA_DQS_3
BC13
SA_DQS_4
BB10
SA_DQS_5
BA7
SA_DQS_6
AN7
SA_DQS_7
BC23
SA_MA_0
BF22
SA_MA_1
BE31
SA_MA_2
BC31
SA_MA_3
BH26
SA_MA_4
BJ35
SA_MA_5
BB34
SA_MA_6
BH32
SA_MA_7
BB26
SA_MA_8
BF32
SA_MA_9
BA21
SA_MA_10 SA_MA_11
BH34
SA_MA_12
BH18
SA_MA_13
BE25
SA_MA_14
BK20
SA_CAS#
BH22
SA_RAS#
BL15
SA_WE#
BK18
SA_CS#_0
BK16
SA_CS#_1
BJ17
SA_ODT_0
BJ19
SA_ODT_1
BC35
SA_CKE_0
BE33
SA_CKE_1
BB32
SA_CK_0
BA31
SA_CK#_0
BA25
SA_CK_1
BC25
SA_CK#_1
BL25
SM_RCOMP
BK26
SM_RCOMP#
BK32
SM_RCOMP_VOH
BL31
SM_RCOMP_VOL
SM_RCOMP : 80 ohm to P1.5V_AUX
Cantiga
SM_RCOMP# : 80 ohm to VSS P1.8V_AUX FOR DDR2
422
2
3
710115
1
AP50
AV50
AN49
AR45
AU49
AT46
AP46
AU47
SA_DQ_6
SA_DQ_5
SA_DQ_4
SA_DQ_3
SA_DQ_2
SA_DQ_0
SA_DQ_1
SYSTEM MEMORY A
Samsung
Confidential
SB_DQ_6
SB_DQ_5
SB_DQ_4
SB_DQ_3
SB_DQ_0
SB_DQ_1
SB_DQ_2
AT52
AV54
AP54
AN53
AU53
AR55
AM54
AM52
0 3637
45
1
3
8
AW47
BD50
SA_DQ_7
SA_DQ_8
SA_DQ_9
11
AW49
BA49
BC49
SA_DQ_10
SA_DQ_11
1314
AV46
BA47
AY50
SA_DQ_13
SA_DQ_14
SA_DQ_12
16
SA_DQ_15
18
17 295 3662725
23
19
BA43
BF46
BC47
BF50
BF48
BC43
BE49
SA_DQ_16
SA_DQ_17
SA_DQ_18
SA_DQ_19
SA_DQ_20
SA_DQ_21
SA_DQ_22
BE47
BF42
BC39
SA_DQ_23
SA_DQ_24
BF44
SA_DQ_25
SA_DQ_26
28
30 54
BF40
BB40
BE43
BF38
SA_DQ_27
SA_DQ_28
SA_DQ_29
SYSTEM MEMORY A
33
31
BA15
BE11
BE41
SA_DQ_30
SA_DQ_31
SA_DQ_32
3424
3526
BE15
BF14
BB14
SA_DQ_33
SA_DQ_34
SA_DQ_35
37
40 42
3832
39
BC15
BE13
BF16
SA_DQ_36
SA_DQ_37
SA_DQ_38
SA_DQ_39
41
BF8
BF10
BC11
SA_DQ_42
SA_DQ_40
SA_DQ_41
SM_DRAMRST#
SM_PWROK
GMCH(CANTIGA GS)
GMCH1-3 CANTIGA-GS 3 OF 5
0904-002394
SYSTEM MEMORY B
SB_DQ_41
SB_DQ_7
SB_DQ_8
SB_DQ_9
AY52
AW53
89
SB_DQ_10
SB_DQ_11
AV52
BB52
BC53
13
12
SB_DQ_21
SB_DQ_22
SB_DQ_23
SB_DQ_24
SB_DQ_12
SB_DQ_13
SB_DQ_14
SB_DQ_15
SB_DQ_16
SB_DQ_17
SB_DQ_18
BF54
BE51
BK48
BD52
BC55
BH48
AW55
17
20 63
167 58 591011 6250 5123 54556
19 34352223 3839
1415 30 3118
SB_DQ_25
SB_DQ_19
SB_DQ_20
BJ47
BJ45
BL45
BL41
BK46
BE53
BH52
21
2425
2627 42 43
SB_DQ_26
SB_DQ_27
SB_DQ_28
BK44
BH44
BH46
2829
SB_DQ_31
SB_DQ_29
SB_DQ_30
BJ39
BK40
BK10
3233
SB_DQ_32
SB_DQ_33
SB_DQ_34
BK6
BH6
BH10
SB_DQ_35
BJ9
SB_DQ_36
SB_DQ_37
SB_DQ_38
SB_DQ_39
BJ5
BG5
BL11
4041
SB_DQ_40
BF4
BD4
BG3
SB_DQ_42
45
44 59
47
BG7
BC7
BC9
BD6
BF12
SA_DQ_43
SA_DQ_44
SA_DQ_45
SA_DQ_46
SB_DQ_43
SB_DQ_44
SB_DQ_45
SB_DQ_46
BF2
BA3
BE5
BB4
AY4
4647
4445
4849
2
48
49
5046
AY6
AV6
BB6
AW7
SA_DQ_47
SA_DQ_48
SA_DQ_49
SA_DQ_50
Leave as NC in DDR2 mode. Used only in DDR3 mode.
Connect to GND in DDR2 mode.
SB_DQ_50
SB_DQ_47
SB_DQ_48
SB_DQ_49
AT2
BA1
AP2
AU1
5253
58510
5543
57
53
52 62
AT10
AW11
AU11
AW9
AR11
AT6
AP6
SA_DQ_52
SA_DQ_53
SA_DQ_54
SA_DQ_55
SA_DQ_56
SA_DQ_57
SA_DQ_51
SB_DQ_51
SB_DQ_52
SB_DQ_53
SB_DQ_54
SB_DQ_55
SB_DQ_56
SB_DQ_57
AL3
AT4
AV4
AP4
AU3
AR3
AN1
5657
6012
615621920
AT12
AL7
AR7
SA_DQ_58
SA_DQ_59
SA_DQ_60
SB_DQ_58
SB_DQ_59
SB_DQ_60
AJ1
AK4
AM4
6061
63
AM6
AU7
SA_DQ_62
SA_DQ_63
SA_DQ_61
SM_DRAMRST#
SM_PWROK
SB_DQS#_0 SB_DQS#_1 SB_DQS#_2 SB_DQS#_3 SB_DQS#_4
SYSTEM MEMORY B
SB_DQS#_5 SB_DQS#_6 SB_DQS#_7
SB_DQ_61
SB_DQ_62
SB_DQ_63
AK2
AH2
17-D3
SM_REXT SM_VREF
SB_CAS# SB_RAS#
SB_WE#
SB_CS#_0 SB_CS#_1
SB_ODT_0 SB_ODT_1
SB_CKE_0 SB_CKE_1
SB_CK_0
SB_CK#_0
SB_CK_1
SB_CK#_1
SB_DM_0 SB_DM_1 SB_DM_2 SB_DM_3 SB_DM_4 SB_DM_5 SB_DM_6 SB_DM_7
SB_DQS_0 SB_DQS_1 SB_DQS_2 SB_DQS_3 SB_DQS_4 SB_DQS_5 SB_DQS_6 SB_DQS_7
SB_MA_0 SB_MA_1 SB_MA_2 SB_MA_3 SB_MA_4 SB_MA_5 SB_MA_6 SB_MA_7 SB_MA_8
SB_MA_9 SB_MA_10 SB_MA_11 SB_MA_12 SB_MA_13 SB_MA_14
SB_BS_0 SB_BS_1 SB_BS_2
R597
BH20 BC51
BA37 AY37
BH14 BE21 BK14
BE23 BC19
BC17 BE17
BE37 BC37
BA33 BC33 BA23 BB24
0
AP52
1
AY54
2
BJ49
3
BJ43
4
BH12
5
BD2
6
AY2
7
AJ3
0
AT54
1
BB54
2
BJ51
3
BH42
4
BK8
5
BC3
6
AW3
7
AN3
0
AR53
1
BA53
2
BH50
3
BK42
4
BH8
5
BB2
6
AV2
7
AM2
0
BJ15
1
BJ33
2
BH24
3
BA17
4
BF36
5
BH36
6
BF34
7
BK34
8
BJ37
9
BH40
10
BH16
11
BK36
12
BH38
13
BJ11
14
BL37
0
BJ13
1
BK12
2
BK38
MEM1_BDQ(63:0)
499
1%
36-B4 16-B216-C2
17-B217-C2
MCH3_DDR_RST# VRM3_DDR_PWRGD
17-C4
MEM1_BCAS#
17-C4
MEM1_BRAS#
17-B4
MEM1_BWE#
17-C4
MEM1_CS2#
17-C4
MEM1_CS3#
17-B4
MEM1_ODT2
17-B4
MEM1_ODT3
17-C4
MEM1_CKE2
17-C4
MEM1_CKE3
17-C4
CLK1_MCLK2
17-C4
CLK1_MCLK2#
17-C4
CLK1_MCLK3
17-C4
CLK1_MCLK3#
17-B4
MEM1_BDM(7:0)
17-A4
MEM1_BDQS#(7:0)
17-B4
MEM1_BDQS(7:0)
17-D4
MEM1_BMA(14:0)
17-C4
MEM1_BBS(2:0)
1
PLACE EACH CAP NEAR BC51 PIN
C625
C624
100nF
100nF 10V
10V
nostuff
nostuff
MEM1_VREF
SAMSUNG
ELECTRONICS
D
B
A
4
4
2
13
SAMSUNG PROPRIETARY
THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.
4
D
P3.3V
C
B
P1.8V
P1.8V
C544
22000nF-X5R 20%
6.3V
B510 BLM18PG181SN1
nostuff
C601
22000nF-X5R 20%
6.3V
nostuff
C580
1000nF-X5R
6.3V
B513 BLM18PG181SN1
C545
10000nF-X5R
6.3V
P1.5V
C597
100nF 10V
B516 BLM18PG181SN1
C577 22000nF-X5R
20%
A
P1.05V_PEG
C592
10nF 16V
C583
1nF 50V
6.3V
nostuff
C632
100nF 10V
C584
1nF 50V
C582
100nF
10V
P1.5V_AUX
C643
100nF 10V
P1.05V
C585
10nF
16V
C587
100nF 10V
C588
100nF 10V
P1.5V_AUX
C673 10000nF-X5R
10%
6.3V
C669
100nF 10V
C600
10000nF-X5R
6.3V
nostuff
C591
10nF 16V
C590
10nF 16V
B550 BLM18PG181SN1
10000nF-X5R
3
2
GMCH(CANTIGA GS)
C674 10000nF-X5R
10%
6.3V
C640
100nF 10V
C599
1000nF-X5R
6.3V
M23
VCC_AXF_1
M25
VCC_AXF_2
N24
VCC_AXF_3
AL43
VCC_DMI_1
AM44
VCC_DMI_2
AN43
VCC_DMI_3
J31
VCCA_CRT_DAC
L31
VCCA_DAC_BG
K30
VCCA_TV_DAC
N32
VCCD_TVDAC
N34
VCCD_QDAC
U41
VCCA_LVDS_1
U43
VCCA_LVDS_2
L45
VCCD_LVDS_1
M46
VCCD_LVDS_2
T41
VCC_TX_LVDS
Samsung
R596
1
C668
100nF
C670
6.3V
10V
Confidential
1000nF-X5R
6.3V
AW26
VCC_SM_1
VCC_SM_CK_1
BJ23
C650 C629 C648
C633 470nF C649
C83
C661C662
1000nF-X5R
6.3V
AW34
AY27
AY29
AW32
AW30
VCC_SM_4
VCC_SM_5
VCC_SM_3
VCC_SM_2
LVDS POWER CRT / TV POWER VCC AXG
VCC_SM_CK_2
VCC_SM_CK_3
VCC_SM_CK_4
BL23
BK22
BK24
100nF 10V 1000nF-X5R
6.3V 10V100nF
10V
220nFC644
16V
220nF 10V
6.3V
1000nF-X5R
BA27
BA29
VCC_SM_6
VCC_SM_7
VCC_SM_8
VCC_SM_LFVCC_SM_CK
VCC_SM_LF_1
VCC_SM_LF_2
AL9
AU45
C664
100nF 10V
BB28
BB30
BB36
BB16
BC27
VCC_SM_9
VCC_SM_10
VCC_SM_11
VCC_SM_12
VCC_SM_LF_3
VCC_SM_LF_4
VCC_SM_LF_5
VCC_SM_LF_6
BE9
AU9
BF52
BA19
BB38
C663
100nF 10V
BC29
BD28
BD30
BE27
BE29
BE35
VCC_SM_13
VCC_SM_14
VCC_SM_15
VCC_SM_16
VCC_SM_17
VCC_SM_18
VCC_SM
GMCH1-4 CANTIGA-GS
4 OF 5
0904-002394
VCCA_SM_NCTF
VCC_SM_LF_7
VCCA_SM_NCTF_2
VCCA_SM_NCTF_3
VCCA_SM_NCTF_1
AR21
AR22
AR18
AR19
BF30
BG27
BG29
BH28
BH30
BF24
BF28
VCC_SM_22
VCC_SM_23
VCC_SM_24
VCC_SM_25
VCC_SM_19
VCC_SM_20
VCC_SM_21
VCCA_SM_NCTF_4
VCCA_SM_NCTF_5
VCCA_SM_NCTF_6
VCCA_SM_NCTF_7
VCCA_SM_NCTF_8
VCCA_SM_NCTF_9
VCCA_SM_NCTF_10
AT18
AT19
AT21
AT22
AT24
AR24
BJ27
BJ29
BK28
BK30
BL19
VCC_SM_26
VCC_SM_27
VCC_SM_28
VCC_SM_29
VCC_SM_30
VCCA_SM_CK
VCCA_SM_CK_1
VCCA_SM_CK_2
VCCA_SM_CK_3
AU27
AU28
AU29
AU31
P1.05V
C638
10000nF-X5R
6.3V
AR15
BL27
BL29
AR16
AT15
VCC_SM_31
VCC_SM_32
VCC_SM_33
VCCA_SM_1
VCCA_SM_2
VCCA_SM_3
VCCA_SM
VCCA_SM_CK_NCTF
VCCA_SM_CK_4
VCCA_SM_CK_NCTF_1
VCCA_SM_CK_NCTF_2
VCCA_SM_CK_NCTF_3
VCCA_SM_CK_NCTF_4
VCCA_SM_CK_NCTF_5
AT27
AR27
AR28
AR29
AR31
C637
100nF
AT16
AU15
AU16
AU18
AU19
AU21
VCCA_SM_10
VCCA_SM_4
VCCA_SM_5
VCCA_SM_6
VCCA_SM_7
VCCA_SM_8
VCCA_SM_9
VCCA_SM_11 VCCA_SM_12 VCCA_SM_13 VCCA_SM_14 VCCA_SM_15 VCCA_SM_16 VCCA_SM_17
VCC_HAD
VCC_HV
VCC_HV_1 VCC_HV_2
VCC_PEG_1 VCC_PEG_2 VCC_PEG_3 VCC_PEG_4
PEG POWERPLL POWER
VCCA_PEG_BG
VCCA_PEG_PLL VCCD_PEG_PLL
VCCA_DPLLA VCCA_DPLLB
VCCA_HPLL
VCCA_MPLL
VCCD_HPLL
AXG SENSE
VCC_AXG_SENSE VSS_AXG_SENSE
VCCA_SM_CK_NCTF_6
VCCA_SM_CK_NCTF_7
VCCA_SM_CK_NCTF_8
AT28
AT29
AT31
C598
2200nF-X5R
10V
10V
VCC_HDA
C634
10000nF-X5R
P1.05V
6.3V
AU22 AU24 AW14 AW16 AW18 AW20 AW22 AW24
A31
A33 C33
AA43 AB44 AC43 Y44
AJ43 AG43
AE43 J45 L49 AF10 AE1 AH12
AG13 AE13
C645
1000nF-X5R
P1.05V
4700nF-X5R
6.3V
P1.5V
CANTIGA : 1.5V
C603
100nF 10V
C630
100nF 10V
C641
10V
P1.5V
22000nF-X5R
C547
100nF 10V
C642
20%
6.3V
P3.3V
EC506 100uF
6.3V AD
R553
C546
100nF 10V
C627
10000nF-X5R
6.3V
C581
100nF 10V
P1.05V
C652
100nF 10V
C579
100nF
10V
12.1
R589
C578
10000nF-X5R
6.3V
C647
100nF 10V
1
EC504
220uF
C651
10000nF-X5R
6.3V
P1.05V_PEG
1
P1.05V
D503 BAT54A
3
1%
12
30V
SHORT502
C628
2.5V AD
B517 BLM18PG181SN1
R588
1
P1.05V
SHORT503
INSTPAR
INSTPAR
B514 BLM18PG181SN1
R560
1
100nF
10V
C626
10000nF-X5R
6.3V
B515 BLM18PG181SN1
P1.05V
SAMSUNG
ELECTRONICS
D
C
P1.05V
P1.05V
B
A
4
3
2
1
SAMSUNG PROPRIETARY
THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.
4
3
GMCH(CANTIGA GS)
2
1
D
A13 A17 A21 A25 A29 A35 A39 A43 A47
A9 AA13 AA25 AA35 AA41 AA45
AA5 AA51 AA53 AA55 AB12 AB48
C
B
AC13 AC15 AC28 AC32 AC45
AC51 AD15 AD28 AD44 AD48
AE16 AE21 AE25 AE35 AE41 AE45
AE51 AE53 AE55 AF44 AF48
AG11 AG16 AG21 AG25 AG32 AG35 AG41
AG51
AH44 AH46 AH48
AJ13 AJ27 AJ29
AJ51 AJ53 AJ55
AK12
AB8
AC1
AC5
AD8
AE5
AG1
AG5
AH8
AF8
AJ5
A
VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9 VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 VSS_16 VSS_17 VSS_18 VSS_19 VSS_20 VSS_21 VSS_22 VSS_23 VSS_24 VSS_25 VSS_26 VSS_27 VSS_28 VSS_29 VSS_30 VSS_31 VSS_32 VSS_33 VSS_34 VSS_35 VSS_36 VSS_37 VSS_38 VSS_39 VSS_40 VSS_41 VSS_42 VSS_43 VSS_44 VSS_45 VSS_46 VSS_47 VSS_48 VSS_49 VSS_50 VSS_51 VSS_52 VSS_53 VSS_54 VSS_55 VSS_56 VSS_57 VSS_58 VSS_59 VSS_60 VSS_61 VSS_62 VSS_63 VSS_64 VSS_65 VSS_66 VSS_67 VSS_68 VSS_69 VSS_70
AK44
VSS_71
VSS
VSSA_DAC_BG
M33
AK46
AK48
AK8
AL1
AL13
AL24
VSS_72
VSS_73
VSS_74
VSS_75
VSS_76
GMCH1-5 CANTIGA-GS
5 OF 5
0904-002394
VSSA_LVDS
VSS_SCB_1
VSS_SCB_2B2VSS_SCB_3
A4
V44
A55
BL1
AL35
AL41
AL5
VSS_77
VSS_78
VSS_79
VSS_80
VSS_SCB_6
VSS_SCB_4
VSS_SCB_5
D1
BL55
AL51
AM12
AM41
VSS_81
VSS_82
VSS_83
VSS_NCTF_2
VSS_NCTF_3
VSS_NCTF_1
AA19
AC38
AD38
AN16
AN21
AN22
AN24
AN25
AN27
AM46
AM48
AM50
AM8
VSS_84
VSS_85
VSS_86
VSS_87
VSS_NCTF_5
VSS_NCTF_6
VSS_NCTF_7
VSS_NCTF_4
AJ19
AJ38
AN18
AH38
AN13
AN15
VSS_88
VSS_89
VSS_NCTFVSS_SCB
VSS_NCTF_8
VSS_NCTF_9
AN19
AR25
AN28
AN29
VSS_90
VSS_91
VSS_92
VSS_93
VSS_94
VSS_95
VSS_96
VSS_97
BG51
VSS_210
BG53
VSS_211
BG9
VSS_212
BH4
VSS_213
BJ25
VSS_214
BJ31
VSS_215
BJ7
VSS_216
BK50
VSS_217
BL13
VSS_218
BL17
VSS_219
BL21
VSS_220
BL33
VSS_221
BL35
VSS_222
BL39
VSS_223
BL43
VSS_224
BL47
VSS_225
BL9
VSS_226
C39
VSS_227
C43
VSS_228
C47
VSS_229
C49
VSS_230
C5
VSS_231
C51
VSS_232
E11
VSS_233
E13
VSS_234
E15
VSS_235
E17
VSS_236
E19
VSS_237
E21
VSS_238
E23
VSS_239
E25
VSS_240
E3
VSS_241
E31
VSS_242
E33
VSS_243
E35
VSS_244
E37
VSS_245
E39
VSS_246
E41
VSS_247
E43
VSS_248
E45
VSS_249
E47
VSS_250
E49
VSS_251
E53
VSS_252
E7
Samsung
VSS_253
E9
VSS_254
F28
VSS_255
G5
VSS_256
G51
VSS_257
G53
VSS_258
H10
VSS_259
H12
VSS_260
H14
VSS_261
H16
VSS_262
H18
VSS_263
H20
VSS_264
H22
VSS_265
H24
VSS_266
H26
VSS_267
H28
VSS_268
AN31
VSS_98
AN34
AN32
VSS_99
AN40
AN5
VSS_100
VSS_101
VSS_102
AN55
AN51
VSS_103
VSS_104
VSS
AP10
AP12
VSS_105
VSS_106
AP48
AP8
VSS_107
VSS_108
VSS_269 VSS_270 VSS_271 VSS_272 VSS_273 VSS_274 VSS_275 VSS_276 VSS_277 VSS_278 VSS_279 VSS_280 VSS_281 VSS_282 VSS_283 VSS_284 VSS_285 VSS_286 VSS_287 VSS_288 VSS_289 VSS_290 VSS_291 VSS_292 VSS_293 VSS_294 VSS_295 VSS_296 VSS_297 VSS_298 VSS_299 VSS_300 VSS_301 VSS_302 VSS_303 VSS_304 VSS_305 VSS_306 VSS_307 VSS_308 VSS_309 VSS_310 VSS_311 VSS_312 VSS_313 VSS_314 VSS_315 VSS_316 VSS_317 VSS_318 VSS_319 VSS_320 VSS_321 VSS_322 VSS_323 VSS_324 VSS_325 VSS_326 VSS_327
AR1
AR13
VSS_109
VSS_110
AR40
AR43
VSS_111
VSS_112
AR5
AR51
VSS_114
VSS_113
H30 H32 H34 H36 H38 H40 H42 H44 H48 H8 J1 J5 J51 J53 K40 K44 K48 K50 K52 K8 L29 L5 L51 M13 M15 M17 M19 M21 M27 M29 M31 M35 M37 M39 M41 M43 M48 M8 N1 N14 N16 N18 N20 N22 N26 N28 N30 N38 N40 N42 N45 N5 N51 N53 N55 P12 P48 P8 R15
AT48
AT8
VSS_115
AU13
VSS_116
VSS_117
AU25
AU32
VSS_118
VSS_119
AU34
AU35
VSS_120
AU37
AU38
VSS_121
VSS_122
VSS_123
AU40
AU41
VSS_124
VSS_125
AU43
VSS_126
Confidential
VSS_NCTF_16
VSS_NCTF_17
VSS_NCTF_18
VSS_NCTF_19
VSS_NCTF_20
VSS_NCTF_21
VSS_NCTF_22
VSS_NCTF_10
VSS_NCTF_11
VSS_NCTF_12
VSS_NCTF_13
R19
R24
AT25
AT32
AR32
VSS_NCTF_14
VSS_NCTF_15
R35
R28
R32
VSS_NCTF_23
VSS_328
T19
T24
T28
T35
Y19
U32
R40
R41
VSS_329
VSS_330
VSS_331
R43
R45
VSS_332
VSS_333
T40
R51
VSS_335U3VSS_336
VSS_334
T48
U13
VSS_337
VSS_338
U5
U40
U51
VSS_339
VSS_340
VSS_341
U53
U55
VSS_342
VSS_343V8VSS_344
V12
V48
VSS_345
VSS_346
W1
W13
VSS_347
VSS_348
W16
W22
VSS_349
W28
AU5
AU51
VSS_127
VSS_128
VSS_350
VSS_351
W40
W43
AU55
AV12
VSS_129
VSS_130
VSS_352
VSS_353
W5
W45
AV44
AV48
VSS_131
VSS_132
VSS_355
VSS_354
Y16
W51
AV8
AW1
VSS_134
VSS_133
VSS_356
VSS_357
Y22
Y25
AW28
AW36
VSS_135
VSS_136
VSS_358
VSS_359
Y28
Y32
AW38
AW5
VSS_137
VSS_138
VSS_360
VSS_361Y8VSS_362
Y35
Y48
AW51
VSS_139
VSS
VSS_140 VSS_141 VSS_142 VSS_143 VSS_144 VSS_145 VSS_146 VSS_147 VSS_148 VSS_149 VSS_150 VSS_151 VSS_152 VSS_153 VSS_154 VSS_155 VSS_156 VSS_157 VSS_158 VSS_159 VSS_160 VSS_161 VSS_162 VSS_163 VSS_164 VSS_165 VSS_166 VSS_167 VSS_168 VSS_169 VSS_170 VSS_171 VSS_172 VSS_173 VSS_174 VSS_175 VSS_176 VSS_177 VSS_178 VSS_179 VSS_180 VSS_181 VSS_182 VSS_183 VSS_184 VSS_185 VSS_186 VSS_187 VSS_188 VSS_189 VSS_190 VSS_191 VSS_192 VSS_193 VSS_194 VSS_195 VSS_196 VSS_197 VSS_198 VSS_199 VSS_200 VSS_201 VSS_202 VSS_203 VSS_204 VSS_205 VSS_206 VSS_207 VSS_208 VSS_209
AY10 AY13 AY15 AY17 AY19 AY21 AY23 AY25 AY31 AY33 AY35 AY41 AY43 AY46 AY48 AY8 B10 B32 BA35 BA39 BA5 BA51 BA55 BB22 BB42 BB44 BB48 BB8 BC1 BC5 BD10 BD12 BD14 BD16 BD18 BD20 BD22 BD24 BD26 BD32 BD34 BD36 BD38 BD40 BD42 BD44 BD46 BD48 BD54 BD8 BE3 BF26 BF6 BG11 BG13 BG15 BG17 BG19 BG21 BG23 BG31 BG33 BG35 BG37 BG39 BG41 BG43 BG45 BG47 BG49
D
C
B
A
SAMSUNG
ELECTRONICS
4
3
2
1
Loading...
+ 33 hidden pages