Samsung S3F84VB User Manual

USER'S MANUAL
S3F84VB
8-BIT CMOS MICROCONTROLLERS
September, 2008
REV 1.00
Copyright © 2008 Samsung Electronics, Inc. All Rights Reserved

Important Notice

The information in this publication has been carefully checked and is believed to be entirely accurate at the time of publication. Samsung assumes no responsibility, however, for possible errors or omissions, or for any consequences resulting from the use of the information contained herein.
Samsung reserves the right to make changes in its products or product specifications with the intent to improve function or design at any time and without notice and is not required to update this documentation to reflect such changes.
This publication does not convey to a purchaser of semiconductor devices described herein any license under the patent rights of Samsung or others.
Samsung makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does Samsung assume any liability arising out of the application or use of any product or circuit and specifically disclaims any and all liability, including without limitation any consequential or incidental damages.
S3F84VB 8-Bit CMOS Microcontrollers User's Manual, Revision 1.00 Publication Number: 21.00-S3-F84VB-092008
"Typical" parameters can and do vary in different applications. All operating parameters, including "Typicals" must be validated for each customer application by the customer's technical experts.
Samsung products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, for other applications intended to support or sustain life, or for any other application in which the failure of the Samsung product could create a situation where personal injury or death may occur.
Should the Buyer purchase or use a Samsung product for any such unintended or unauthorized application, the Buyer shall indemnify and hold Samsung and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, expenses, and reasonable attorney fees arising out of, either directly or indirectly, any claim of personal injury or death that may be associated with such unintended or unauthorized use, even if such claim alleges that Samsung was negligent regarding the design or manufacture of said product.
Copyright © 2008 Samsung Electronics Co., Ltd. All rights reserved. No part of this publication may be reproduced, stored in a retrieval system, or transmitted in
any form or by any means, electric or mechanical, by photocopying, recording, or otherwise, without the prior written consent of Samsung Electronics.
Samsung Electronics' microcontroller business has been awarded full ISO-14001 certification (BSI Certificate No. FM24653). All semiconductor products are designed and manufactured in accordance with the highest quality standards and objectives.
Samsung Electronics Co., Ltd. San #24 Nongseo-Dong, Giheung-Gu Yongin-City, Gyeonggi-Do, Korea C.P.O. Box #37, Suwon 446-711
TEL: (82)-(31)-209-5238 FAX: (82)-(31)-209-6494
Home-Page URL: Http://www.samsungsemi.com Printed in the Republic of Korea

NOTIFICATION OF REVISIONS

ORIGINATOR: Samsung Electronics, LSI Development Group, Gi-Heung, South Korea
PRODUCT NAME: S3F84VB 8-bit CMOS Microcontroller
DOCUMENT NAME: S3F84VB User's Manual, Revision 1.00
DOCUMENT NUMBER: 21.00-S3- S3F84VB -092008
EFFECTIVE DATE: September, 2008
SUMMARY: As a result of additional product testing and evaluation, some specifications
published in S3F84VB User's Manual, Revision 0.00, have been changed. These changes for in S3F84VB microcontroller, which are described in detail in the Revision Descriptions section below, are related to the followings:
— Chapter 4. Control Registers — Chapter 15. LCD Controller/Driver — Chapter 22. Electrical Data
DIRECTIONS: Please note the changes in your copy (copies) of the S3F84VB
User’s Manual, Revision 0.00. Or, simply attach the Revision Descriptions of the next page to S3F84VB User’s Manual, Revision 0.00
REVISION HISTORY
Revision Remark Author(s) Date
0.00 Preliminary Spec for internal release only. Bum-Sun Hong August, 2008
1.00 First edition. Bum-Sun Hong August, 2008
REVISION DESCRIPTIONS (Rev 1.00)
CHAPTHER 22. ELECTRICAL DATA
Table 22-2. D.C. Electrical Characteristics (Continued)
(T
= – 40
A
°
C to + 85
°
C, VDD = 2.0 V to 5.5 V)
Parameter Symbol Conditions Min Typ Max Unit
Supply current
(1)
I
DD5
(4)
Stop mode:
=25°C, VDD = 5.0V
T
A
TA= 85°C, VDD = 5.0V TA= - 40°C to + 85°C
VDD = 5.0V
2.5 6.0
7.5 15.0
15.0
LCD CONTROLLER/DRIVER
Added note “The P5.3/VLC3-P5.0/VLC0 must be used as LCD bias pins if the LCD block is used. So, the LCON.2-.1 must not be set to '00b' when LCON.0=1” in the page 4-18 and page 15-4

Preface

The S3F84VB Microcontroller User's Manual is designed for application designers and programmers who are using the S3F84VB microcontroller for application development. It is organized in two main parts:
Part I Programming Model Part II Hardware Descriptions Part I contains software-related information to familiarize you with the microcontroller's architecture, programming
model, instruction set, and interrupt structure. It has six chapters: Chapter 1 Product Overview
Chapter 2 Address Spaces Chapter 3 Addressing Modes
Chapter 1, "Product Overview," is a high-level introduction to S3F84VB with general product descriptions, as well as detailed information about individual pin characteristics and pin circuit types.
Chapter 2, "Address Spaces," describes program and data memory spaces, the internal register file, and register addressing. Chapter 2 also describes working register addressing, as well as system stack and user-defined stack operations.
Chapter 3, "Addressing Modes," contains detailed descriptions of the addressing modes that are supported by the S3F8-series CPU.
Chapter 4, "Control Registers," contains overview tables for all mapped system and peripheral control register values, as well as detailed one-page descriptions in a standardized format. You can use these easy-to-read, alphabetically organized, register descriptions as a quick-reference source when writing programs.
Chapter 5, "Interrupt Structure," describes the S3F84VB interrupt structure in detail and further prepares you for additional information presented in the individual hardware module descriptions in Part II.
Chapter 6, "Instruction Set," describes the features and conventions of the instruction set used for all S3F8-series microcontrollers. Several summary tables are presented for orientation and reference. Detailed descriptions of each instruction are presented in a standard format. Each instruction description includes one or more practical examples of how to use the instruction when writing an application program.
A basic familiarity with the information in Part I will help you to understand the hardware module descriptions in Part II. If you are not yet familiar with the S3F8-series microcontroller family and are reading this manual for the first time, we recommend that you first read Chapters 13 carefully. Then, briefly look over the detailed information in Chapters 4, 5, and 6. Later, you can reference the information in Part I as necessary.
Chapter 4 Control Registers Chapter 5 Interrupt Structure Chapter 6 Instruction Set
Part II "hardware Descriptions," has detailed information about specific hardware components of the S3F84VB microcontroller. Also included in Part II are electrical, mechanical, Flash, and development tools data. It has 19 chapters:
Chapter 7 Clock Circuit Chapter 8 RESET and Power-Down Chapter 9 I/O Ports Chapter 10 Basic Timer Chapter 11 8-bit Timer A/B Chapter 12 8-bit Timer C Chapter 13 16-bit Timer D0/D1 Chapter 14 Watch Timer Chapter 15 LCD Controller/Driver Chapter 16 10-bit-Analog-to-Digital Converter
S3F84VB_UM_REV1.00 MICROCONTROLLER iii
Chapter 17 Serial I/O Interface Chapter 18 UART 0 Chapter 19 UART 1 Chapter 20 Pattern Generator Module Chapter 21 Embedded Flash Memory Chapter 22 Electrical Data Chapter 23 Mechanical Data Chapter 24 S3F84VB Flash MCU Chapter 25 Development Tools

Table of Contents

Part I Programming Model
Chapter 1 Product Overview
S3C8-Series Microcontrollers .......................................................................................................................1-1
S3F84VB Microcontroller ..............................................................................................................................1-1
Features ........................................................................................................................................................1-2
Block Diagram...............................................................................................................................................1-4
Pin Assignment .............................................................................................................................................1-5
Pin Descriptions ............................................................................................................................................1-7
Pin Circuits ....................................................................................................................................................1-11
Chapter 2 Address Spaces
Overview........................................................................................................................................................2-1
Program Memory (ROM)...............................................................................................................................2-2
Smart option .........................................................................................................................................2-3
Register Architecture.....................................................................................................................................2-4
Register Set 1.......................................................................................................................................2-8
Register Set 2.......................................................................................................................................2-8
Prime Register Space...........................................................................................................................2-9
Working Registers ................................................................................................................................2-10
Using the Register Points.....................................................................................................................2-11
Register Addressing......................................................................................................................................2-13
Common Working Register Area (C0H−CFH) .....................................................................................2-15
4-bit Working Register Addressing.......................................................................................................2-16
8-bit Working Register Addressing.......................................................................................................2-18
System and User Stack.................................................................................................................................2-20
S3F84VB_UM_REV1.00 MICROCONTROLLER v
Table of Contents (Continued)
Chapter 3 Addressing Modes
Overview....................................................................................................................................................... 3-1
Register Addressing Mode (R)..................................................................................................................... 3-2
Indirect Register Addressing Mode (IR).......................................................................................................3-3
Indexed Addressing Mode (X)...................................................................................................................... 3-7
Direct Address Mode (DA)............................................................................................................................ 3-10
Indirect Address Mode (IA)...........................................................................................................................3-12
Relative Address Mode (RA)........................................................................................................................ 3-13
Immediate Mode (IM).................................................................................................................................... 3-14
Chapter 4 Control Registers
Overview....................................................................................................................................................... 4-1
Chapter 5 Interrupt Structure
Overview....................................................................................................................................................... 5-1
Interrupt Types..................................................................................................................................... 5-2
S3F84VB Interrupt Structure................................................................................................................ 5-3
Interrupt Vector Addresses..................................................................................................................5-5
Enable/Disable Interrupt Instructions (EI, DI) ...................................................................................... 5-7
System-Level Interrupt Control Registers............................................................................................5-7
Interrupt Processing Control Points..................................................................................................... 5-8
Peripheral Interrupt Control Registers.................................................................................................5-9
System Mode Register (SYM) ............................................................................................................. 5-11
Interrupt Mask Register (IMR) ............................................................................................................. 5-12
Interrupt Priority Register (IPR)............................................................................................................ 5-13
Interrupt Request Register (IRQ).........................................................................................................5-15
Interrupt Pending Function Types........................................................................................................ 5-16
Interrupt Source Polling Sequence...................................................................................................... 5-17
Interrupt Service Routines ................................................................................................................... 5-17
Generating interrupt Vector Addresses ............................................................................................... 5-18
Nesting of Vectored Interrupts............................................................................................................. 5-18
Instruction Pointer (IP).........................................................................................................................5-18
Fast Interrupt Processing.....................................................................................................................5-18
Chapter 6 Instruction Set
Overview....................................................................................................................................................... 6-1
Data Types...........................................................................................................................................6-1
Register Addressing............................................................................................................................. 6-1
Addressing Modes...............................................................................................................................6-1
Flags Register (FLAGS)....................................................................................................................... 6-6
Flag Descriptions ................................................................................................................................. 6-7
Instruction Set Notation........................................................................................................................ 6-8
Condition Codes .................................................................................................................................. 6-12
Instruction Descriptions........................................................................................................................ 6-13
vi S3F84VB_UM_REV1.00 MICROCONTROLLER
Table of Contents (Continued)
Part II Hardware Descriptions
Chapter 7 Clock Circuit
Overview........................................................................................................................................................7-1
System clock Circuit .............................................................................................................................7-1
CPU Clock Notation..............................................................................................................................7-1
Main Oscillator Circuits.........................................................................................................................7-2
Sub Oscillator Circuits ..........................................................................................................................7-2
Clock Status During Power-Down Modes............................................................................................7-3
System Clock Control Register (CLKCON)..........................................................................................7-4
STOP CONTROL Register (STPCON)................................................................................................7-6
Switching the CPU Clock......................................................................................................................7-7
Chapter 8 RESET and Power-Down
System Reset................................................................................................................................................8-1
Overview...............................................................................................................................................8-1
Normal Mode Reset Operation.............................................................................................................8-1
Hardware Reset Values........................................................................................................................8-2
Power-Down Modes......................................................................................................................................8-6
Stop Mode ............................................................................................................................................8-6
Idle Mode..............................................................................................................................................8-7
Chapter 9 I/O Ports
Overview........................................................................................................................................................9-1
Port Data Registers ..............................................................................................................................9-3
Port 0 ....................................................................................................................................................9-4
Port 1 ....................................................................................................................................................9-6
Port 2 ....................................................................................................................................................9-9
Port 3 ....................................................................................................................................................9-13
Port 4 ....................................................................................................................................................9-16
Port 5 ....................................................................................................................................................9-20
Port 6 ....................................................................................................................................................9-22
Chapter 10 Basic Timer
Overview........................................................................................................................................................10-1
Basic Timer (BT)...................................................................................................................................10-1
basic Timer Control Register (BTCON)................................................................................................10-2
Basic Timer Function Description.........................................................................................................10-3
S3F84VB_UM_REV1.00 MICROCONTROLLER vii
Table of Contents (Continued)
Chapter 11 8-Bit Timer A/B
8-bit Timer A.................................................................................................................................................11-1
Overview..............................................................................................................................................11-1
Timer A Control Register (TACON).....................................................................................................11-2
Timer A Function Description............................................................................................................... 11-3
Block Diagram...................................................................................................................................... 11-6
8-Bit Timer B.................................................................................................................................................11-7
Overview..............................................................................................................................................11-7
Block Diagram...................................................................................................................................... 11-8
Timer B Pulse Width Calculations ....................................................................................................... 11-9
Chapter 12 8-Bit Timer C
8-bit Timer C................................................................................................................................................. 12-1
Overview..............................................................................................................................................12-1
Timer C Control Register (TCCON).....................................................................................................12-2
Block Diagram...................................................................................................................................... 12-3
Chapter 13 16-Bit Timer D0/D1
16-bit Timer D0............................................................................................................................................. 13-1
Overview..............................................................................................................................................13-1
Timer D0 Control Register (TD0CON)............................................................................................. ....13-2
Timer D0 Function Description ............................................................................................................ 13-3
Block Diagram...................................................................................................................................... 13-6
16-bit Timer D1............................................................................................................................................. 13-7
Overview..............................................................................................................................................13-7
Timer D1 Control Register (TD1CON)............................................................................................. ....13-8
Timer D1 Function Description ............................................................................................................ 13-9
Block Diagram...................................................................................................................................... 13-12
Chapter 14 Watch Timer
Overview....................................................................................................................................................... 14-1
Watch Timer Control Register (WTCON) ............................................................................................ 14-2
Watch Timer Circuit Diagram............................................................................................................... 14-3
viii S3F84VB_UM_REV1.00 MICROCONTROLLER
Table of Contents (Continued)
Chapter 15 LCD Controller/Driver
Overview........................................................................................................................................................15-1
LCD Circuit Diagram.............................................................................................................................15-2
LCD RAM Address Area.......................................................................................................................15-3
LCD Control Register (lCON)...............................................................................................................15-4
LCD Mode Control Register (lMOD).....................................................................................................15-5
Internal Resistor Bias Pin Connection..................................................................................................15-6
External Resistor Bias Pin Connection.................................................................................................15-7
Capacitor Bias Pin Connection.............................................................................................................15-8
Common (COM) Signals ......................................................................................................................15-9
Segment (SEG) Signals .......................................................................................................................15-9
Chapter 16 10-Bit Analog-to-Digital Converter
Overview........................................................................................................................................................16-1
Function Description......................................................................................................................................16-1
Conversion Timing................................................................................................................................16-2
A/D Converter Control Register (ADCON)...........................................................................................16-2
Internal Reference Voltage Levels .......................................................................................................16-3
Block Diagram...............................................................................................................................................16-4
Chapter 17 Serial I/O Interface
Overview........................................................................................................................................................17-1
Programming Procedure ......................................................................................................................17-1
SIO Control Register (SIOCON)...........................................................................................................17-2
SIO Pre-Scaler Register (SIOPS).........................................................................................................17-3
Block Diagram...............................................................................................................................................17-3
Serial I/O Timing Diagram....................................................................................................................17-4
Chapter 18 UART 0
Overview........................................................................................................................................................18-1
Programming Procedure ......................................................................................................................18-1
UART 0 high-byte Control Register (UART0CONH)............................................................................18-2
UART 0 low-byte Control Register (UART0CONL)..............................................................................18-2
UART 0 Interrupt Pending bits..............................................................................................................18-4
UART 0 Data Register (UDATA0)........................................................................................................18-5
UART 0 Baud Rate Data Register (BRDATA0)....................................................................................18-5
Baud Rate Calculations........................................................................................................................18-5
Block Diagram...............................................................................................................................................18-7
UART 0 Mode 0 Function Description..................................................................................................18-8
Serial Port Mode 1 Function Description..............................................................................................18-9
Serial Port Mode 2 Function Description..............................................................................................18-10
Serial Port Mode 3 Function Description..............................................................................................18-11
Serial Communication for Multiprocessor Configurations....................................................................18-12
S3F84VB_UM_REV1.00 MICROCONTROLLER ix
Table of Contents (Continued)
Chapter 19 UART 1
Overview....................................................................................................................................................... 19-1
Programming Procedure......................................................................................................................19-1
UART 1 high-byte Control Register (UART1CONH)...........................................................................19-2
UART 1 low-byte Control Register (UART1CONL).............................................................................19-2
UART 1 Interrupt Pending bits............................................................................................................. 19-4
UART 1 Data Register (UDATA1) ....................................................................................................... 19-5
UART 1 Baud Rate Data Register (BRDATA1)................................................................................... 19-5
Baud Rate Calculations ....................................................................................................................... 19-5
Block Diagram .............................................................................................................................................. 19-7
UART 1 Mode 0 Function Description.................................................................................................19-8
Serial Port Mode 1 Function Description.............................................................................................19-9
Serial Port Mode 2 Function Description.............................................................................................19-10
Serial Port Mode 3 Function Description.............................................................................................19-11
Serial Communication for Multiprocessor Configurations ................................................................... 19-12
Chapter 20 Pattern Generation Module
Overview....................................................................................................................................................... 20-1
PAttern Gneration Flow........................................................................................................................ 20-1
Chapter 21 Embedded Flash Memory Interface
Overview....................................................................................................................................................... 21-1
User Program Mode ..................................................................................................................................... 21-2
Flash Memory Control Registers (User Program Mode)..................................................................... 21-3
TM
(On-Board Programming) Sector....................................................................................................... 21-6
ISP
ISP Reset Vector and ISP Sector Size................................................................................................ 21-7
Sector Erase................................................................................................................................................. 21-8
Programming................................................................................................................................................21-10
Reading ........................................................................................................................................................ 21-12
Hard Lock Protection.................................................................................................................................... 21-13
Chapter 22 Electrical Data
Overview....................................................................................................................................................... 22-1
Chapter 23 Mechanical Data
Overview....................................................................................................................................................... 23-1
x S3F84VB_UM_REV1.00 MICROCONTROLLER
Table of Contents (Concluded)
Chapter 24 S3F84VB Flash MCU
Overview........................................................................................................................................................24-1
On Board Writing...........................................................................................................................................24-5
Chapter 25 Development Tools
Overview........................................................................................................................................................25-1
Target Boards.......................................................................................................................................25-1
Programming Socket Adapter ..............................................................................................................25-1
TB84VB Target Board ..........................................................................................................................25-3
Third parties for Development Tools ....................................................................................................25-8
OTP/MTP Programmer (Writer)............................................................................................................25-9
S3F84VB_UM_REV1.00 MICROCONTROLLER xi

List of Figures

Figure Title Page Number Number
1-1 Block Diagram............................................................................................................1-4
1-2 S3F84VB Pin Assignments (64-QFP-1420F).............................................................1-5
1-3 S3F84VB Pin Assignments (64-SDIP-750)................................................................1-6
1-4 Pin Circuit Type A.......................................................................................................1-11
1-5 Pin Circuit Type B.......................................................................................................1-11
1-6 Pin Circuit Type C.......................................................................................................1-11
1-7 Pin Circuit Type D-2 (P5.6–P5.7)...............................................................................1-11
1-8 Pin Circuit Type F-16 (P4)..........................................................................................1-12
1-9 Pin Circuit Type F-17 (P5.0 - P5.5) ............................................................................1-12
1-10 Pin Circuit Type H-39 .................................................................................................1-13
1-11 Pin Circuit Type H-43 (P2)..........................................................................................1-13
1-12 Pin Circuit Type H-44 (P0)..........................................................................................1-14
1-13 Pin Circuit Type H-42 (P1, P3, P6).............................................................................1-14
2-1 Program Memory Address Space..............................................................................2-2
2-2 Smart Option...............................................................................................................2-3
2-3 Internal Register File Organization (S3F84VB)..........................................................2-5
2-4 Register Page Pointer (PP)........................................................................................2-6
2-5 Set 1, Set 2, Prime Area Register, and LCD Data Register Map...............................2-9
2-6 8-Byte Working Register Areas (Slices).....................................................................2-10
2-7 Contiguous 16-Byte Working Register Block.............................................................2-11
2-8 Non-Contiguous 16-Byte Working Register Block .....................................................2-12
2-9 16-Bit Register Pair ....................................................................................................2-13
2-10 Register File Addressing ............................................................................................2-14
2-11 Common Working Register Area................................................................................2-15
2-12 4-Bit Working Register Addressing ............................................................................2-17
2-13 4-Bit Working Register Addressing Example .............................................................2-17
2-14 8-Bit Working Register Addressing ............................................................................2-18
2-15 8-Bit Working Register Addressing Example .............................................................2-19
2-16 Stack Operations........................................................................................................2-20
3-1 Register Addressing...................................................................................................3-2
3-2 Working Register Addressing.....................................................................................3-2
3-3 Indirect Register Addressing to Register File.............................................................3-3
3-4 Indirect Register Addressing to Program Memory.....................................................3-4
3-5 Indirect Working Register Addressing to Register File ..............................................3-5
3-6 Indirect Working Register Addressing to Program or Data Memory..........................3-6
3-7 Indexed Addressing to Register File ..........................................................................3-7
3-8 Indexed Addressing to Program or Data Memory with Short Offset..........................3-8
3-9 Indexed Addressing to Program or Data Memory......................................................3-9
3-10 Direct Addressing for Load Instructions .....................................................................3-10
3-11 Direct Addressing for Call and Jump Instructions......................................................3-11
3-12 Indirect Addressing.....................................................................................................3-12
3-13 Relative Addressing....................................................................................................3-13
3-14 Immediate Addressing................................................................................................3-14
S3F84VB_UM_REV1.00 MICROCONTROLLER xiii
List of Figures (Continued)
Figure Title Page Number Number
4-1 Register Description Format...................................................................................... 4-5
5-1 S3C8-Series Interrupt Types..................................................................................... 5-2
5-2 S3F84VB Interrupt Structure ..................................................................................... 5-4
5-3 ROM Vector Address Area ........................................................................................ 5-5
5-4 Interrupt Function Diagram........................................................................................ 5-8
5-5 System Mode Register (SYM) ................................................................................... 5-11
5-6 Interrupt Mask Register (IMR) ................................................................................... 5-12
5-7 Interrupt Request Priority Groups.............................................................................. 5-13
5-8 Interrupt Priority Register (IPR) ................................................................................. 5-14
5-9 Interrupt Request Register (IRQ)...............................................................................5-15
6-1 System Flags Register (FLAGS) ............................................................................... 6-6
7-1 Crystal/Ceramic Oscillator (fX) .................................................................................. 7-2
7-2 External Oscillator (fX)............................................................................................... 7-2
7-3 RC Oscillator (fX)....................................................................................................... 7-2
7-4 Crystal Oscillator (fxt)................................................................................................. 7-2
7-5 External Oscillator (fxt)............................................................................................... 7-2
7-6 System Clock Circuit Diagram................................................................................... 7-3
7-7 System Clock Control Register (CLKCON)............................................................... 7-4
7-8 Oscillator Control Register (OSCCON) ..................................................................... 7-5
7-9 STOP Control Register (STPCON)............................................................................ 7-6
xiv S3F84VB_UM_REV1.00 MICROCONTROLLER
List of Figures (Continued)
Figure Title Page Number Number
9-1 Port 0 High-Byte Control Register (P0CONH) ...........................................................9-4
9-2 Port 0 Low-Byte Control Register (P0CONL).............................................................9-5
9-3 Port 1 High-Byte Control Register (P1CONH) ...........................................................9-6
9-4 Port 1 Low-Byte Control Register (P1CONL).............................................................9-7
9-5 Port 1 Pull-up Resistor Enable Register (P1PUR).....................................................9-7
9-6 Port 1 N-Channel Open-drain Mode Register (PNE1)...............................................9-8
9-7 Port 2 High-Byte Control Register (P2CONH) ...........................................................9-10
9-8 Port 2 Low-Byte Control Register (P2CONL).............................................................9-10
9-9 Port 2 High-Byte Interrupt Control Register (P2INTH)...............................................9-11
9-10 Port 2 Low-Byte Interrupt Control Register (P2INTL).................................................9-11
9-11 Port 2 Interrupt Pending Register (P2PND) ...............................................................9-12
9-12 Port 3 High-Byte Control Register (P3CONH) ...........................................................9-13
9-13 Port 3 Middle-Byte Control Register (P3CONM)........................................................9-14
9-14 Port 3 Low-Byte Control Register (P3CONL).............................................................9-14
9-15 Port 3 Pull-up Resistor Enable Register (P3PUR).....................................................9-15
9-16 Port 3 N-Channel Open-drain Mode Register (PNE3)...............................................9-15
9-17 Port 4 High-Byte Control Register (P4CONH) ...........................................................9-17
9-18 Port 4 Low-Byte Control Register (P4CONL).............................................................9-17
9-19 Port 4 High-Byte Interrupt Control Register (P4INTH)...............................................9-18
9-20 Port 4 Low-Byte Interrupt Control Register (P4INTL).................................................9-18
9-21 Port 4 Interrupt Pending Register (P4PND) ...............................................................9-19
9-22 Port 5 High-Byte Control Register (P5CONH) ...........................................................9-20
9-23 Port 5 Low-Byte Control Register (P5CONL).............................................................9-21
9-24 Port 6 High-byte Control Register (P6CONH)............................................................9-22
9-25 Port 6 Low-byte Control Register (P6CONL).............................................................9-23
9-26 Port 6 Pull-up Resistor Enable Register (P6PUR).....................................................9-23
9-27 Port 6 N-Channel Open-drain Mode Register (PNE6)...............................................9-24
S3F84VB_UM_REV1.00 MICROCONTROLLER xv
List of Figures (Continued)
Page Title Page Number Number
10-1 Basic Timer Control Register (BTCON)..................................................................... 10-2
10-2 Basic Timer Block Diagram ....................................................................................... 10-4
11-1 Timer A Control Register (TACON)...........................................................................11-2
11-2 Simplified Timer A Function Diagram: Interval Timer Mode...................................... 11-3
11-3 Simplified Timer A Function Diagram: PWM Mode................................................... 11-4
11-4 Simplified Timer A Function Diagram: Capture Mode............................................... 11-5
11-5 Timer A Functional Block Diagram............................................................................ 11-6
11-6 Timer B Control Register ........................................................................................... 11-7
11-7 Timer B Functional Block Diagram............................................................................ 11-8
11-8 Timer B Output Flip-Flop Waveforms in Repeat Mode.............................................. 11-10
12-1 Timer C Control Register (TCCON)........................................................................... 12-2
12-2 Timer C Function Block Diagram...............................................................................12-3
13-1 Timer D0 Control Register (TD0CON)....................................................................... 13-2
13-2 Simplified Timer D0 Function Diagram: Interval Timer Mode.................................... 13-3
13-3 Simplified Timer D0 Function Diagram: PWM Mode................................................. 13-4
13-4 Simplified Timer D0 Function Diagram: Capture Mode............................................. 13-5
13-5 Timer D0 Functional Block Diagram.......................................................................... 13-6
13-6 Timer D1 Control Register (TD1CON)....................................................................... 13-8
13-7 Simplified Timer D1 Function Diagram: Interval Timer Mode.................................... 13-9
13-8 Simplified Timer D1 Function Diagram: PWM Mode................................................. 13-10
13-9 Simplified Timer D1 Function Diagram: Capture Mode............................................. 13-11
13-10 Timer D1 Functional Block Diagram.......................................................................... 13-12
14-1 Watch Timer Control Register (WTCON)..................................................................14-2
14-2 Watch Timer Circuit Diagram..................................................................................... 14-3
15-1 LCD Function Diagram .............................................................................................. 15-1
15-2 LCD Circuit Diagram.................................................................................................. 15-2
15-3 LCD Display Data RAM Organization........................................................................ 15-3
15-4 LCD Control Register (LCON)................................................................................... 15-4
15-5 LCD Mode Control Register (LMOD)......................................................................... 15-5
15-6 Internal Resistor Bias Pin Connection....................................................................... 15-6
15-7 External Resistor Bias Pin Connection...................................................................... 15-7
15-8 Capacitor Bias Pin Connection.................................................................................. 15-8
15-9 Select/No-Select Signal in 1/2 Duty, 1/2 Bias Display Mode..................................... 15-10
15-10 Select/No-Select Signal in 1/3 Duty, 1/3 Bias Display Mode..................................... 15-10
15-11 LCD Signal Waveforms (1/2 Duty, 1/2 Bias) ............................................................. 15-11
15-12 LCD Signal Waveforms (1/3 Duty, 1/3 Bias) ............................................................. 15-12
15-13 LCD Signal Waveforms (1/4 Duty, 1/3 Bias) ............................................................. 15-13
15-14 LCD Signal Waveforms (1/8 Duty, 1/4 Bias) ............................................................. 15-14
xvi S3F84VB_UM_REV1.00 MICROCONTROLLER
List of Figures (Continued)
Page Title Page Number Number
16-1 A/D Converter Control Register (ADCON).................................................................16-2
16-2 A/D Converter Data Register (ADDATAH/L)..............................................................16-3
16-3 A/D Converter Functional Block Diagram...................................................................16-4
16-4 Recommended A/D Converter Circuit for Highest Absolute Accuracy ......................16-5
17-1 Serial I/O Module Control Registers (SIOCON).........................................................17-2
17-2 SIO Pre-scaler Register (SIOPS)...............................................................................17-3
17-3 SIO Functional Block Diagram ...................................................................................17-3
17-4 Serial I/O Timing in Transmit/Receive Mode (Tx at falling, SIOCON.4 = 0) ..............17-4
17-5 Serial I/O Timing in Transmit/Receive Mode (Tx at rising, SIOCON.4 = 1)...............17-4
18-1 UART 0 High Byte Control Register (UART0CONH).................................................18-3
18-2 UART 0 Low Byte Control Register (UART0CONL) ..................................................18-4
18-3 UART 0 Data Register (UDATA0)..............................................................................18-5
18-4 UART 0 Baud Rate Data Register (BRDATA0) .........................................................18-5
18-5 UART 0 Functional Block Diagram.............................................................................18-7
18-6 Timing Diagram for Serial Port Mode 0 Operation.....................................................18-8
18-7 Timing Diagram for Serial Port Mode 1 Operation.....................................................18-9
18-8 Timing Diagram for Serial Port Mode 2 Operation.....................................................18-10
18-9 Timing Diagram for Serial Port Mode 3 Operation.....................................................18-11
18-10 Connection Example for Multiprocessor Serial Data Communications .....................18-13
19-1 UART 1 High Byte Control Register (UART1CONH).................................................19-3
19-2 UART 1 Low Byte Control Register (UART1CONL) ..................................................19-4
19-3 UART 1 Data Register (UDATA1)..............................................................................19-5
19-4 UART 1 Baud Rate Data Register (BRDATA1) .........................................................19-5
19-5 UART 1 Functional Block Diagram.............................................................................19-7
19-6 Timing Diagram for Serial Port Mode 0 Operation.....................................................19-8
19-7 Timing Diagram for Serial Port Mode 1 Operation.....................................................19-9
19-8 Timing Diagram for Serial Port Mode 2 Operation.....................................................19-10
19-9 Timing Diagram for Serial Port Mode 3 Operation.....................................................19-11
19-10 Connection Example for Multiprocessor Serial Data Communications .....................19-13
20-1 Pattern Generation Flow.............................................................................................20-1
20-2 Pattern Generation Control Register (PGCON).........................................................20-2
20-3 Pattern Generation Circuit Diagram...........................................................................20-2
21-1 Flash Memory Control Register (FMCON).................................................................21-3
21-2 Flash Memory User Programming Enable Register (FMUSR) ..................................21-4
21-3 Flash Memory Sector Address Register High Byte (FMSECH).................................21-5
21-4 Flash Memory Sector Address Register Low Byte (FMSECL) ..................................21-5
21-5 Program Memory Address Space..............................................................................21-6
21-6 Sector Configurations in User Program Mode ...........................................................21-8
S3F84VB_UM_REV1.00 MICROCONTROLLER xvii
List of Figures (Concluded)
Page Title Page Number Number
22-1 Input Timing for External Interrupts ........................................................................... 22-6
22-2 Input Timing for nRESET........................................................................................... 22-6
22-3 Stop Mode Release Timing Initiated by nRESET......................................................22-8
22-4 Stop Mode Release Timing Initiated by Interrupts..................................................... 22-8
22-5 LVR (Low Voltage Reset) Timing .............................................................................. 22-10
22-6 Serial Data Transfer Timing....................................................................................... 22-11
22-7 Waveform for UART Timing Characteristics.............................................................. 22-12
22-8 Timing Waveform for the UART Module.................................................................... 22-13
22-9 Clock Timing Measurement at XIN............................................................................ 22-15
22-10 Clock Timing Measurement at XTIN.......................................................................... 22-15
22-11 Operating Voltage Range .......................................................................................... 22-16
23-1 Package Dimensions (64-QFP-1420F) ..................................................................... 23-1
23-2 Package Dimensions (64-SDIP-750)......................................................................... 23-2
24-1 S3F84VB Pin Assignments (64-QFP-1420F)............................................................ 24-2
24-2 S3F84VB Pin Assignments (64-SDIP-750)...............................................................24-3
24-3 RC Delay Circuit ........................................................................................................ 24-4
24-4 PCB design guide for on board programming...........................................................24-5
25-1 Emulator Product Configuration................................................................................. 25-2
25-2 TB84VB Target Board Configuration......................................................................... 25-3
25-3 40-Pin Connectors (J101, J102) for TB84VB............................................................25-6
25-4 S3E84Z0 Cables for 64-QFP Package......................................................................25-7
xviii S3F84VB_UM_REV1.00 MICROCONTROLLER

List of Tables

Table Title Page Number Number
1-1 S3F84VB Pin Descriptions.........................................................................................1-7
2-1 S3F84VB Register Type Summary............................................................................2-4
4-1 Set 1 Registers...........................................................................................................4-1
4-2 Set 1, Bank 0 Registers..............................................................................................4-2
4-3 Set 1, Bank 1 Registers..............................................................................................4-3
4-4 Page 8 Registers........................................................................................................4-4
5-1 Interrupt Vectors.........................................................................................................5-6
5-2 Interrupt Control Register Overview...........................................................................5-7
5-3 Interrupt Source Control and Data Registers.............................................................5-9
6-1 Instruction Group Summary........................................................................................6-2
6-2 Flag Notation Conventions.........................................................................................6-8
6-3 Instruction Set Symbols..............................................................................................6-8
6-4 Instruction Notation Conventions ...............................................................................6-9
6-5 Opcode Quick Reference...........................................................................................6-10
6-6 Condition Codes.........................................................................................................6-12
8-1 S3F84VB Set 1 Register and Values After RESET ...................................................8-2
8-2 S3F84VB Set 1, Bank 0 Register and Values after RESET.......................................8-3
8-3 S3F84VB Set 1, Bank 1 Register and Values after RESET.......................................8-4
8-4 S3F84VB Page 8 Register and Values After RESET ................................................8-5
9-1 S3F84VB Port Configuration Overview......................................................................9-2
9-2 Port Data Register Summary......................................................................................9-3
S3F84VB_UM_REV1.00 MICROCONTROLLER xix
List of Tables (Continued)
Table Title Page Number Number
18-1 Commonly Used Baud Rates Generated by BRDATA0............................................ 18-6
19-1 Commonly Used Baud Rates Generated by BRDATA1............................................ 19-6
21-1 ISP Sector Size.......................................................................................................... 21-7
21-2 Reset Vector Address................................................................................................ 21-7
22-1 Absolute Maximum Ratings....................................................................................... 22-2
22-2 D.C. Electrical Characteristics................................................................................... 22-2
22-3 A.C. Electrical Characteristics ................................................................................... 22-6
22-4 Input/Output Capacitance.......................................................................................... 22-7
22-5 Data Retention Supply Voltage in Stop Mode ........................................................... 22-7
22-6 A/D Converter Electrical Characteristics ................................................................... 22-9
22-7 Low Voltage Reset Electrical Characteristics............................................................ 22-10
22-8 Synchronous SIO Electrical Characteristics.............................................................. 22-11
22-9 UART Timing Characteristics in Mode 0 (12.0MHz) ................................................. 22-12
22-10 LCD Capacitor Bias Electrical Characteristics........................................................... 22-13
22-11 Main Oscillator Characteristics.................................................................................. 22-14
22-12 Sub Oscillation Characteristics.................................................................................. 22-14
22-13 Main Oscillation Stabilization Time............................................................................ 22-15
22-14 Sub Oscillation Stabilization Time ............................................................................. 22-15
22-15 Internal Flash ROM Electrical Characteristics........................................................... 22-16
24-1 Descriptions of Pins Used to Read/Write the Flash ROM......................................... 24-4
24-2 Reference Table for Connection................................................................................24-6
25-1 Components of TB84VB............................................................................................ 25-4
25-2 Setting of the Jumper in TB84VB .............................................................................. 25-5
xx S3F84VB_UM_REV1.00 MICROCONTROLLER

List of Programming Tips

Description Page Number
Chapter 2: Address Spaces
Using the Page Pointer for RAM clear (Page 0, Page 1) .........................................................................2-7
Setting the Register Pointers....................................................................................................................2-11
Using the RPs to Calculate the Sum of a Series of Registers..................................................................2-12
Addressing the Common Working Register Area.....................................................................................2-16
Standard Stack Operations Using PUSH and POP..................................................................................2-21
Chapter 5: Interrupt Structure
How to clear an interrupt pending bit........................................................................................................5-16
Chapter 7: Clock Circuit
How to Use Stop Instruction .....................................................................................................................7-6
Switching the CPU clock...........................................................................................................................7-7
Chapter 11: 8-Bit Timer A/B
To generate 38 kHz, 1/3duty signal through P3.0 ....................................................................................11-11
To generate a one pulse signal through P3.0...........................................................................................11-12
Chapter 15: LCD Controller/Driver
LCD display on, after capacitor bias selected ..........................................................................................15-16
Chapter 20: Pattern Generation module
Using the Pattern Generation ...................................................................................................................20-3
Chapter 21: Embedded Flash Memory Interface
Sector Erase .............................................................................................................................................21-9
Programming.............................................................................................................................................21-11
Reading.....................................................................................................................................................21-12
Hard Lock Protection ................................................................................................................................21-13
S3F84VB_UM_REV1.00 MICROCONTROLLER xxi

List of Register Descriptions

Register Full Register Name Page Identifier Number
ADCON A/D Converter Control Register .................................................................................4-6
BTCON Basic Timer Control Register.....................................................................................4-7
CLKCON System Clock Control Register..................................................................................4-8
FLAGS Set Flags Register......................................................................................................4-9
FMCON Flash Memory Control Register.................................................................................4-10
FMSECH Flash Memory Sector Address Register (High Byte).................................................4-11
FMSECL Flash Memory Sector Address Register (Low Byte)..................................................4-11
FMUSR Flash Memory User Programming Enable Register..................................................4-12
IMR Interrupt Mask Register..............................................................................................4-13
INTPND Interrupt Pending Register.........................................................................................4-14
IPH Instruction Pointer (High Byte) .................................................................................4-15
IPL Instruction Pointer (Low Byte) ..................................................................................4-15
IPR Interrupt Priority Register ...........................................................................................4-16
IRQ Interrupt Request Register.........................................................................................4-17
LCON LCD Control Register.................................................................................................4-18
LMOD LCD Mode Control Register.......................................................................................4-19
OSCCON Oscillator Control Register.........................................................................................4-20
P0CONH Port 0 Control Register (High Byte)............................................................................4-21
P0CONL Port 0 Control Register (Low Byte) ............................................................................4-22
P1CONH Port 1 Control Register (High Byte)............................................................................4-23
P1CONL Port 1 Control Register (Low Byte) ............................................................................4-24
P1PUR Port 1 Pull-up Resistor Enable Register ....................................................................4-25
PNE1 Port 1 N-channel Open-drain Mode Register.............................................................4-26
P2CONH Port 2 Control Register (High Byte)............................................................................4-27
P2CONL Port 2 Control Register (Low Byte) ............................................................................4-28
P2INTH Port 2 Interrupt Control Register (High Byte) .............................................................4-29
P2INTL Port 2 Interrupt Control Register (Low Byte)..............................................................4-30
P2PND Port 2 Interrupt Pending Register...............................................................................4-31
P3CONH Port 3 Control Register (High Byte)............................................................................4-32
P3CONM Port 3 Control Register (Middle Byte)........................................................................4-33
P3CONL Port 3 Control Register (Low Byte) ............................................................................4-34
P3PUR Port 3 Pull-up Resistor Enable Register ....................................................................4-35
PNE3 Port 3 N-channel Open-drain Mode Register.............................................................4-36
P4CONH Port 4 Control Register (High Byte)............................................................................4-37
P4CONL Port 4 Control Register (Low Byte) ............................................................................4-38
P4INTH Port 4 Interrupt Control Register (High Byte) .............................................................4-39
P4INTL Port 4 Interrupt Control Register (Low Byte)..............................................................4-40
S3F84VB_UM_REV1.00 MICROCONTROLLER xxiii
List of Register Descriptions (Continued)
Register Full Register Name Page Identifier Number
P4PND Port 4 Interrupt Pending Register...............................................................................4-41
P5CONH Port 5 Control Register (High Byte)............................................................................4-42
P5CONL Port 5 Control Register (Low Byte).............................................................................4-43
P6CONH Port 6 Control Register (High Byte)............................................................................4-44
P6CONL Port 6 Control Register (Low Byte).............................................................................4-45
P6PUR Port 6 Pull-up Resistor Enable Register.....................................................................4-46
PNE6 Port 6 N-channel Open-drain Mode Register.............................................................4-47
PGCON Pattern Generation Module Control Register.............................................................4-48
PP Register Page Pointer ................................................................................................4-49
RP0 Register Pointer 0.......................................................................................................4-50
RP1 Register Pointer 1.......................................................................................................4-50
SIOCON SIO Control Register ..................................................................................................4-51
SPH Stack Pointer (High Byte)...........................................................................................4-52
SPL Stack Pointer (Low Byte)............................................................................................4-52
STPCON Stop Control Register.................................................................................................4-53
SYM System Mode Register...............................................................................................4-54
TACON Timer A Control Register............................................................................................4-55
TBCON Timer B Control Register............................................................................................4-56
TCCON Timer C Control Register............................................................................................4-57
TD0CON Timer D0 Control Register..........................................................................................4-58
TD1CON Timer D1 Control Register..........................................................................................4-59
UART0CONH UART 0 Control Register (High Byte).........................................................................4-60
UART0CONL UART 0 Control Register (Low Byte) .........................................................................4-61
UART1CONH UART 1 Control Register (High Byte).........................................................................4-62
UART1CONL UART 1 Control Register (Low Byte) .........................................................................4-63
WTCON Watch Timer Control Register....................................................................................4-64
xxiv S3F84VB_UM_REV1.00 MICROCONTROLLER

List of Instruction Descriptions

Instruction Full Register Name Page Mnemonic Number
ADC Add with Carry............................................................................................................6-14
ADD Add .............................................................................................................................6-15
AND Logical AND ...............................................................................................................6-16
BAND Bit AND.......................................................................................................................6-17
BCP Bit Compare ...............................................................................................................6-18
BITC Bit Complement..........................................................................................................6-19
BITR Bit Reset.....................................................................................................................6-20
BITS Bit Set .........................................................................................................................6-21
BOR Bit OR.........................................................................................................................6-22
BTJRF Bit Test, Jump Relative on False ...............................................................................6-23
BTJRT Bit Test, Jump Relative on True.................................................................................6-24
BXOR Bit XOR.......................................................................................................................6-25
CALL Call Procedure............................................................................................................6-26
CCF Complement Carry Flag.............................................................................................6-27
CLR Clear...........................................................................................................................6-28
COM Complement...............................................................................................................6-29
CP Compare.....................................................................................................................6-30
CPIJE Compare, Increment, and Jump on Equal .................................................................6-31
CPIJNE Compare, Increment, and Jump on Non-Equal .........................................................6-32
DA Decimal Adjust ...........................................................................................................6-33
DEC Decrement..................................................................................................................6-35
DECW Decrement Word........................................................................................................6-36
DI Disable Interrupts.......................................................................................................6-37
DIV Divide (Unsigned).......................................................................................................6-38
DJNZ Decrement and Jump if Non-Zero..............................................................................6-39
EI Enable Interrupts........................................................................................................6-40
ENTER Enter...........................................................................................................................6-41
EXIT Exit..............................................................................................................................6-42
IDLE Idle Operation.............................................................................................................6-43
INC Increment ...................................................................................................................6-44
INCW Increment Word..........................................................................................................6-45
IRET Interrupt Return..........................................................................................................6-46
JP Jump...........................................................................................................................6-47
JR Jump Relative.............................................................................................................6-48
LD Load............................................................................................................................6-49
LDB Load Bit ......................................................................................................................6-51
S3F84VB_UM_REV1.00 MICROCONTROLLER xxv
List of Instruction Descriptions (Continued)
Instruction Full Register Name Page Mnemonic Number
LDC/LDE Load Memory..............................................................................................................6-52
LDCD/LDED Load Memory and Decrement....................................................................................6-54
LDCI/LDEI Load Memory and Increment......................................................................................6-55
LDCPD/LDEPD Load Memory with Pre-Decrement.............................................................................6-56
LDCPI/LDEPI Load Memory with Pre-Increment..............................................................................6-57
LDW Load Word..................................................................................................................6-58
MULT Multiply (Unsigned).....................................................................................................6-59
NEXT Next.............................................................................................................................6-60
NOP No Operation ..............................................................................................................6-61
OR Logical OR..................................................................................................................6-62
POP Pop from Stack ...........................................................................................................6-63
POPUD Pop User Stack (Decrementing).................................................................................6-64
POPUI Pop User Stack (Incrementing) ..................................................................................6-65
PUSH Push to Stack..............................................................................................................6-66
PUSHUD Push User Stack (Decrementing)...............................................................................6-67
PUSHUI Push User Stack (Incrementing) ................................................................................6-68
RCF Reset Carry Flag.........................................................................................................6-69
RET Return.........................................................................................................................6-70
RL Rotate Left..................................................................................................................6-71
RLC Rotate Left through Carry...........................................................................................6-72
RR Rotate Right................................................................................................................6-73
RRC Rotate Right through Carry.........................................................................................6-74
SB0 Select Bank 0..............................................................................................................6-75
SB1 Select Bank 1..............................................................................................................6-76
SBC Subtract with Carry.....................................................................................................6-77
SCF Set Carry Flag.............................................................................................................6-78
SRA Shift Right Arithmetic..................................................................................................6-79
SRP/SRP0/SRP1 Set Register Pointer....................................................................................................6-80
STOP Stop Operation............................................................................................................6-81
SUB Subtract ......................................................................................................................6-82
SWAP Swap Nibbles..............................................................................................................6-83
TCM Test Complement under Mask ...................................................................................6-84
TM Test under Mask.........................................................................................................6-85
WFI Wait for Interrupt.........................................................................................................6-86
XOR Logical Exclusive OR..................................................................................................6-87
xxvi S3F84VB_UM_REV1.00 MICROCONTROLLER
S3F84VB_UM_REV1.00 PRODUCT OVERVIEW

1 PRODUCT OVERVIEW

S3C8-SERIES MICROCONTROLLERS

Samsung's S3C8 series of 8-bit single-chip CMOS microcontrollers offers a fast and efficient CPU, a wide range of integrated peripherals, and various mask-programmable ROM sizes. Among the major CPU features are:
— Efficient register-oriented architecture — Selectable CPU clock sources — Idle and Stop power-down mode release by interrupts — Built-in basic timer with watchdog function
A sophisticated interrupt structure recognizes up to eight interrupt levels. Each level can have one or more interrupt sources and vectors. Fast interrupt processing (within a minimum of four CPU clocks) can be assigned to specific interrupt levels.

S3F84VB MICROCONTROLLER

The S3F84VB single-chip CMOS microcontrollers are fabricated using the highly advanced CMOS process, based on Samsung’s newest CPU architecture.
The S3F84VB is a microcontroller with a 64K-byte Flash ROM embedded respectively.
Using a proven modular design approach, Samsung engineers have successfully developed the S3F84VB by integrating the following peripheral modules with the powerful SAM8 core:
— Seven programmable I/O ports, including six 8-
bit ports, and one 6-bit port, for a total of 54 pins
— Sixteen bit-programmable pins for external
interrupts
— One 8-bit basic timer for oscillation stabilization
and watchdog functions (system reset)
— Three 8-bit timer/counter and two 16-bit
timer/counter with selectable operating modes — Watch timer for real time — LCD Controller/driver — A/D converter with 8 selectable input pins — Synchronous SIO modules — Two asynchronous UART modules — Pattern generation module
They are currently available in 64-pin QFP and 64­pin SDIP package
1-1
PRODUCT OVERVIEW S3F84VB_UM_REV1.00

FEATURES

CPU
SAM88 RC CPU core
Memory
Program Memory (ROM)
- 64K × 8 bits program memory
- Internal flash memory (program memory) Sector size: 128 bytes 10 years data retention Fast programming time User program and sector erase available Endurance: 10,000 erase/program cycles External serial programming support Expandable OBP
TM
(on board program)
sector
Data Memory (RAM)
- Including LCD display data memory
- 2,098 × 8 bits data memory
Instruction Set
• 78 instructions
Idle and stop instructions added for power-down modes
54 I/O Pins
I/O: 18 pins (Sharing with other signal pins)
I/O: 36 pins (Sharing with LCD signal outputs)
Interrupts
8 interrupt levels and 30 interrupt sources
Fast interrupt processing feature
8-Bit Basic Timer
Watchdog timer function
4 kinds of clock source
8-Bit Timer/Counter B
Programmable 8-bit internal timer
Carrier frequency generator
Two 16-Bit Timer/Counter C
Programmable 8-bit internal timer
• PWM function
Two 16-Bit Timer/Counter (D0/D1)
Programmable 16-bit internal timer
External event counter function
PWM and capture function
Watch Timer
Interval time: 1.995mS, 0.125S, 0.25S, and 0.5S at 32.768 kHz
0.5/1/2/4 kHz Selectable buzzer output
LCD Controller/Driver
28 segments and 8 common terminals
1/2, 1/3, 1/4, and 1/8 duty selectable
Capacitor or resistor bias selectable
Regulator and booster circuit for LCD bias
Analog to Digital Converter
8-channel analog input
10-bit conversion resolution
25uS conversion time
Two Channels UART
Full-duplex serial I/O interface
Four programmable operating modes
Auto generating parity bit
8-Bit Timer/Counter A
Programmable 8-bit internal timer
External event counter function
PWM and capture function
8-bit Serial I/O Interface
8-bit transmit/receive mode
8-bit receive mode
LSB-first or MSB-first transmission selectable
Internal or external clock source
1-2
S3F84VB_UM_REV1.00 PRODUCT OVERVIEW
FEATURES (Continued)
Pattern Generation Module
Pattern generation module triggered by timer match signal and software
Low Voltage Reset (LVR)
Criteria voltage: 2.2V
En/Disable by smart option (ROM address: 3FH)
Two Power-Down Modes
Idle: only CPU clock stops
Stop: selected system clock and CPU clock stop
Oscillation Sources
Crystal, ceramic, or RC for main clock
Main clock frequency: 0.4 MHz 12.0 MHz
32.768 kHz crystal oscillation circuit for sub clock
Instruction Execution Times
333nS at 12.0 MHz fx (minimum)
122.1uS at 32.768 kHz fxt (minimum)
Operating Voltage Range
2.0 V to 5.5 V at 0.4 4.2 MHz
2.7 V to 5.5 V at 0.4 12.0 MHz
Operating Temperature Range
40°C to +85°C
Package Type
• 64-QFP-1420F, 64-SDIP-750
IVC
Internal Voltage Converter for 5 V operations
Smart Option
Low Voltage Reset (LVR) level and enable/disable are at your hardwired option (ROM address 3FH)
ISP related option selectable (ROM address 3EH)
1-3
PRODUCT OVERVIEW S3F84VB_UM_REV1.00

BLOCK DIAGRAM

P5.7/
P5.6/
XTIN
XIN XOUT
XTOUT
P0.0-P0.1/COM0-COM1 P0.2-P0.7/COM2-COM7
P1.2-P1.7/SEG6-SEG11 P2.0-P2.7/SEG12-SEG19 P3.0-P3.7/SEG20-SEG27 P6.0-P6.5/SEG28-SEG33
P5.0-P5.3/VLC0-VLC3
P3.3/TD0OUT/TD0PWM
P3.5/TD1OUT/TD1PWM
SEG0-SEG5
P5.4/CA P5.5/CB
P1.7/TACLK
P1.6/TACAP
P1.6/TAOUT/TAPWM
P3.0/TBPWM
P3.1/TCOUT/TCPWM
P3.4/TD0CLK
P3.3/TD0CAP
P3.6/TD1CLK
P3.5/TD1CAP
P6.0/SCK
P6.1/SI
P6.2/SO
SEG20-SEG27/
PG0-PG7
Low Voltage
Reset
LCD Driver/
Controller
Regulator
and
Booster
8-bit Timer/
Counter A
8-bit Timer/
Counter B
8-bit Timer/
Counter C
16-bit Timer/
Counter D0
16-bit Timer/
Counter D1
SIO
Pattern
Generation
Main OSC
I/O Port and Interrupt
Control
Sub OSC
Watch-dog
Timer
Basic Timer
Watch Timer BUZ/P3.7
P0.0-P0.7I/O Port 0
I/O Port 1
P1.0-P1.7
SAM88 RC
Core
64-Kbyte
ROM
nRESETTEST
IVCREF
2,098-byte
RAM
VDD
AVREF
VSS1 VSS2
AVSS
I/O Port 2
I/O Port 3
I/O Port 4
I/O Port 5
I/O Port 6
UART0
UART1
10-bit ADC
INTERRUPT
P2.0-P2.7
P3.0-P3.7
P4.0-P4.7
P5.0-P5.7
P6.0-P6.5
TXD0/P1.3 RXD0/P1.2
TXD1/P1.5 RXD1/P1.4
P4.0-P4.7/ AD0-AD7
P2.0-P2.7/ INT0-INT7
P4.0-P4.7/ INT8-INT15
Figure 1-1. Block Diagram
1-4
S3F84VB_UM_REV1.00 PRODUCT OVERVIEW

PIN ASSIGNMENT

P1.6/TAOUT/TAPWM/TACAP/SEG10
P1.7/TACLK/SEG11
P2.0/INT0/SEG12
P2.1/INT1/SEG13
P2.2/INT2/SEG14
AVREF
AVSS
P1.2/RXD0/SEG6
P1.3/TXD0/SEG7
P1.0
P1.1
P1.4/RXD1/SEG8
P1.5/TXD1/SEG9
P4.7/INT15/AD7 P4.6/INT14/AD6 P4.5/INT13/AD5 P4.4/INT12/AD4 P4.3/INT11/AD3 P4.2/INT10/AD2
P4.1/INT9/AD1 P4.0/INT8/AD0
VDD
VSS1
XOUT
XIN
TEST
P5.7/XT
P5.6/XT
nRESET
P5.5/CB P5.4/CA
P5.3/VLC3
OUT
Figure 1-2. S3F84VB Pin Assignments (64-QFP-1420F)
6362616059585756555453
64
1 2 3 4 5 6 7 8 9 10 11 12 13
IN
14 15 16 17 18 19
S3F84VB
(64-QFP-1420F)
2021222324
VLC2/P5.2
VLC1/P5.1
VLC0/P5.0
COM7/SEG5/P0.7
2526272829
COM3/SEG1/P0.3
COM4/SEG2/P0.4
COM5/SEG3/P0.5
COM6/SEG4/P0.6
COM2/SEG0/P0.2
30
COM1/P0.1
COM0/P0.0
52
51
SEG15/INT3/P2.3
50
SEG16/INT4/P2.4
49
SEG17/INT5/P2.5
48
SEG18/INT6/P2.6
47
SEG19/INT7/P2.7
46
SEG20/TBPWM/PG0/P3.0
45
SEG21/TCOUT/TCPWM/PG1/P3.1
44
SEG22/PG2/P3.2
43
SEG23/TD0OUT/TD0PWM/TD0CAP/PG3/P3.3
42
IVCREF
41 40 39 38 37 36 35 34 33
31
32
SEG33/P6.5
SEG32/P6.4
SS2
V SEG24/TD0CLK/PG4/P3.4 SEG25/TD1OUT/TD1PWM/TD1CAP/PG5/P3.5 SEG26/TD1CLK/PG6/P3.6 SEG27/BUZ/PG7/P3.7 SEG28/SCK/P6.0 SEG29/SI/P6.1 SEG30/SO/P6.2 SEG31/P6.3
1-5
Loading...
+ 387 hidden pages