Output Leakage Current ILO -1 - 1 μA VOUT=0~Vcc, CS=0V
ICC1 - - 3.5 mA
Operating Current
fSK=2MHz, tE/W=2ms(WRITE),
TEST1=Vcc
ICC2 - - 2.0 mA fSK=2MHz, (READ), TEST1=Vcc
Standby Current ISB - - 2.0 μA CS=0V, TEST1=Vcc, DO=OPEN
○This product is not designed for protection against radioactive rays.
●EEPROM AC Operating Characteristics (Ta=-20~+85℃, Vcc = 3.0~3.6V)
Paramete Symbol
Min. Typ. Max.
Limits
Unit
SK Clock Frequency fSK - - 2 MHz
SK High Time tSKH 230 - - ns
SK Low Time tSKL 230 - - ns
CS Low Time tCS 200 - - ns
CS Setup Time tCSS 200 - - ns
DI Setup Time tDIS 100 - - ns
CS Hold Time tCSH 0 - - ns
DI Hold Time tDIH 100 - - ns
Data "1" Output Delay Time tPD1 - - 200 ns
Data "0" Output Delay Time tPD0 - - 200 ns
CS to Status Valid tSV - - 150 ns
CS to Output High-Z tDF - - 150 ns
Write Cycle time tE/W - - 2 ms
●Synchronous data input/output timing
CS
tCSS tSKH
tSKL
tCSH
SK
DO(READ)
tDIS tDIH
DI
tPD0
tPD1
tDF
DO(WRITE)
STAT U S VALID
Fig.1 Sync data input / output timing
○Data is taken by DI in sync with the rise of SK.
○At read action, data is output from DO in sync with the rise of SK.
○The status signal at write (READY /
BUSY ) is output after tCS from the fall of CS after write command input, at the area
DO where CS is “H”, and valid until the next command start bit is input. And, while CS is “L”, DO becomes High-Z.
○After completion of each mode execution, set CS “L” once for internal circuit reset, and execute the following action mode.
・Input the address and the data in MSB first manners.
・As for *, input either VIH or VIL.
*Start bit
Acceptance of all the commands of this IC starts at recognition of the start bit.
The start bit means the first “1” input after the rise of CS.
*1 As for read, by continuous SK clock input after setting the read command, data output of the set address starts, and
address data in significant order are sequentially output continuously. (Auto increment function)
*2 When the read and the write all commands are executed, data written in the selected memory cell is automatically
When data “1” is input for the first time after the rise of CS, this is recognized as a start bit. And when “1” is input after plural “0” are input, it is recognized
as a start bit, and the following operation is started. This is common to all the commands to described hereafter.
○When the read command is recognized, input address data (16bit) is output to serial. And at that moment, at taking A0,
in sync with the rise of SK, “0” (dummy bit) is output. And, the following data is output in sync with the rise of SK. This IC
has an address auto increment function valid only at read command. This is the function where after the above read
execution, by continuously inputting SK clock, the above address data is read sequentially. And, during the auto
increment, keep CS at “H”.
2. Write cycle (WRITE)
CS
SK
DI
DO
High-Z
12411
~~
~~
~~
A1A00
~~
~~
1227
Fig.26 Write cycle
tE/W
tSV
~~
~~
STATUS
~~
~~
~~
READYBUSY
~~
~~
~~
~~
~~
tCS
D0D1D15 D141A7A61
○In this command, input 16bit data (D15~D0) are written to designated addresses (A7~A0). The actual write starts by the
fall of CS of D0 taken SK clock. When STATUS is not detected, (CS=”L” fixed) Max. 2ms in conformity with tE/W, and
when STATUS is detected (CS=”H”), all commands are not accepted for areas where “L” (
therefore, do not input any command.