●Description
GPIO expander is useful especially for the application that is in short of IO ports.
It can
1. Control GPIO output states by I
2. Know GPIO input states by I
Furthermore,it has the interrupt function that can release CPU from polling the registers in the GPIO expander.
GPIO expander are also equipped with Built-in power on reset, 3V tolerant input,and NMOS open-drain output.
●Features
1) An 8-Port General purpose input/output interface 150kΩPull-down resistance.
2) NMOS Open-drain output interrupt controller with up to 1us pulse noise filter and bit mask function for
individual GPIO port.
3) 3volt tolerant Input
4) Built-in Power On Reset
5) 3mmx3mm small package
●Absolute maximum ratings
(Ta=25
o
C)
Parameter Symbol Rating Unit comment
Supply Voltage*1
Input voltage
Storage temperature range Tstg -55 ~ +125
Package power PD 272*2 mW
2
C write protocol.
2
C read protocol.
VDD -0.3 ~ +4.5 V VDD≦VDDIO
VDDIO -0.3 ~ +4.5 V
VI -0.3 ~ VDD +0.3
*1
V XRST, ADR
VIT -0.3 ~ 4.5 V XINT, SCL, SDA, GPIO[7:0]
℃
No.09098EAT02
This IC is not designed to be X-ray proof.
*1 It is prohibited to exceed the absolute maximum ratings even including +0.3 V.
*2 Package dissipation will be reduced each 2.72mW/
o
C when the ambient temperature increases beyond 25 oC.
The device enters the state of Power Down when XRST=”Low” or enters the operation state when XRST=High after
powered.
Refer to “Electrical Specification” section 5 for a detailed startup sequence.
1-1 Power supply
A single supply to Core power supply (VDD) and IO power supply (VDDIO) is prohibited.
Supply the power supply to the Cor e power supply and the IO power supply at the same time.
1-2 Power On Reset
A Power On Reset logic is implemented in this device. Therefore, it will operate correctly eve n if the XRST port is
not used. In this case, the XRST port must be connected to high(VDD).
1-3 State of Power Down
The device enters the state of Power Down by XRST =”Low”. An internal circuit is initialized and I
2
C interface is
invalid is input. Power On Reset becomes inactive during this state.
1-4 State of operation
The device enters the operation state by setting XRST to "High". The I
2
C interface starts communication is
the START condition. It becomes standby by the STOP condition. Power On Reset is active in this state.
2. I
Each function of GPIO is controlled by an internal register. The I
2
C Slave interface is used to write or read this internal
register. The device supports up to 400kHz Fast-mode data transfer rate.
2-1 Slave address
Two device addresses (Slave address) can be selected by ADR port.
ADR=0
ADR=1
A7 A6 A5 A4 A3 A2 A1 R/W
0 0 0 1 0 0 1
0 0 0 1 1 1 0
2-2 Data transfer
One bit of data is transferred during SCL = “1”. During the bit transfer SCL = “1” cycle, the signal SDA should
keep the value. If SDA changes during SCL = “1”, a START condition or STOP condition occur and it is interpreted
as a control signal.
SDA
SCL
Data is valid
when SDA is
stable
SDA is
variable
1/0
Fig.5 Data transfer
2-3 START-STOP-Repeated START conditions
When SDA and SCL are “1”, the data isn’t transferred on the 2-wire bus. If SCL remains “1” and SDA transfers
from “1” to “0”, it means a “Start condition” is occurred and access is started.
If SCL remains “1” and SDA transfers from “0” to “1”, it means a “Stop condition” is occurred and access is
stopped.
It becomes repeated START condition (Sr) the START condition enters again although the STOP condition is not
done.