Features
5
6
7
8
9
10
11
12
13
29
28
27
26
25
24
23
22
21
A7
A6
A5
A4
A3
A2
A1
A0
I/O0
A14
A13
A8
A9
A11
OE
A10
CE
I/O7
432
1
323130
14151617181920
I/O1
I/O2
GND
I/O3
I/O4
I/O5
I/O6
A12
A15
A16
A18
VCCWEA17
• Single Voltage for Read and Write: 2.7V to 3.6V (BV), 3.0V to 3.6V (LV)
• Fast Read Access Time – 70 ns
• Internal Program Control and Timer
• 16K Bytes Boot Block with Lockout
• Fast Chip Erase Cycle Time – 10 seconds
• Byte-by-byte Programming – 30 µs/Byte Typical
• Hardware Data Protection
• Data Polling for End of Program Detection
• Low Power Dissipation
– 25 mA Active Current
– 50 µA CMOS Standby Current
• Typical 10,000 Write Cycles
• Small Packaging
– 8 x 14 mm VSOP/TSOP
Description
4-megabit
(512K x 8)
Single 2.7-volt
Battery-Voltage
™
The AT49BV/LV040 are 3-volt only, 4-megabit Flash memories organized as 524,288
words of 8-bits each. Manufactured with Atmel’s advanced nonvolatile CMOS technology, the devices offer access times to 70 ns with power dissipation of just 90 mW over
the commercial temperature range. When the device is deselected, the CMOS
standby current is less than 50 µA.
The device contains a user-enabled “boot block” protection feature. The
AT49BV/LV040 locates the boot block at lowest order addresses (“bottom boot”).
(continued)
Pin Configurations
Pin Name Function
A0 - A18 Addresses
CE
OE
WE
I/O0 - I/O7 Data Inputs/Outputs
Chip Enable
Output Enable
Write Enable
PLCC Top View
VSOP Top View (8 x 14 mm) or
TSOP Top View (8 x 20 mm)
Flash Memory
AT49BV040
AT49LV040
A11
A13
A14
A17
VCC
A18
A16
A15
A12
1
2
A9
3
A8
4
5
6
7
WE
8
9
10
11
12
13
A7
14
A6
15
A5
16
A4
OE
32
A10
31
CE
30
I/O7
29
I/O6
28
I/O5
27
I/O4
26
I/O3
25
GND
24
I/O2
23
I/O1
22
I/O0
21
A0
20
A1
19
A2
18
A3
17
Rev. 0679D–03/01
1
To allow for simple in-system reprogrammability, the
AT49BV/LV040 does not require high input voltages for
programming. Three-volt-only commands determine the
read and programming operation of the device. Reading
data out of the device is similar to reading from an EPROM.
Reprogramming the AT49BV/LV040 is performed by erasing the entire four megabits of memory and then
programming on a byte-by-byte basis. The typical byte programming time is a fast 30 µs. The end of a program cycle
can be optionally detected by the Data
Polling feature.
Block Diagram
VCC
GND
OE
WE
CE
ADDRESS
INPUTS
OE, CE, AND WE
LOGIC
Y DECODER
X DECODER
Once the end of a byte program cycle has been detected, a
new access for a read or program can begin. The typical
number of program and erase cycles is in excess of 10,000
cycles.
The optional 16K bytes boot block section includes a reprogramming write lockout feature to provide data integrity.
The boot sector is designed to contain user-secure code,
and when the feature is enabled, the boot sector is permanently protected from being reprogrammed.
DATA INPUTS/OUTPUTS
I/O7 - I/O0
8
DATA LATCH
INPUT/OUTPUT
BUFFERS
Y-GATING
MAIN MEMORY
(496K BYTES)
OPTIONAL BOOT
BLOCK (16K BYTES)
7FFFFH
04000H
03FFFH
00000H
Device Operation
READ: The AT49BV/LV040 is accessed like an EPROM.
When CE
at the memory location determined by the address pins is
asserted on the outputs. The outputs are put in the highimpedance state whenever CE
control gives designers flexibility in preventing bus
contention.
ERASURE: Before a byte can be reprogrammed, the 512K
bytes memory array (or 496K bytes if the boot block featured is used) must be erased. The erased state of the
memory bits is a logical “1”. The entire device can be
erased at one time by using a six-byte software code. The
software chip erase code consists of six-byte load commands to specific address locations with a specific data
pattern (please refer to “Chip Erase Cycle Waveforms” on
page 8).
After the software chip erase has been initiated, the device
will internally time the erase operation so that no external
clocks are required. The maximum time needed to erase
the whole chip is t
been enabled, the data in the boot sector will not be
erased.
and OE are low and WE is high, the data stored
or OE is high. This dual-line
. If the boot block lockout feature has
EC
BYTE PROGRAMMING: Once the memory array is
erased, the device is programmed (to a logical “0”) on a
byte-by-byte basis. Please note that a data “0” cannot be
programmed back to a “1”; only erase operations can convert “0”s to “1”s. Programming is accomplished via the
internal device command register and is a four-bus cycle
operation (please refer to the Command Definitions table).
The device will automatically generate the required internal
program pulses.
The program cycle has addresses latched on the falling
edge of WE
latched on the rising edge of WE
first. Programming is completed after the specified t
time. The Data
or CE, whichever occurs last, and the data
or CE, whichever occurs
cycle
BP
Polling feature may also be used to indicate
the end of a program cycle.
BOOT BLOCK PROGRAMMING LOCKOUT: The device
has one designated block that has a programming lockout
feature. This feature prevents programming of data in the
designated block once the feature has been enabled. The
size of the block is 16K bytes. This block, referred to as the
boot block, can contain secure code that is used to bring up
the system. Enabling the lockout feature will allow the boot
2
AT49BV/LV040
AT49BV/LV040
code to stay in the device while data in the rest of the
device is updated. This feature does not have to be acti-
vated; the boot block’s usage as a write-protected region is
optional to the user. The address range of the boot block is
00000H to 03FFFH.
Once the feature is enabled, the data in the boot block can
no longer be erased or programmed. Data in the main
memory block can still be changed through the regular programming method. To activate the lockout feature, a series
of six program commands to specific addresses with specific data must be performed. Please refer to the Command
Definitions table.
BOOT BLOCK LOCKOUT DETECTION: A software
method is available to determine if programming of the boot
block section is locked out. When the device is in the software product identification mode (see Software Product
Identification Entry and Exit sections) a read from address
location 00002H will show if programming the boot block is
locked out. If the data on I/O0 is low, the boot block can be
programmed; if the data on I/O0 is high, the program lockout feature has been activated and the block cannot be
programmed. The software product identification code
should be used to return to standard operation.
PRODUCT IDENTIFICATION: The product identification
mode identifies the device and manufacturer as Atmel.
It may be accessed by hardware or software operation. The
hardware operation mode can be used by an external programmer to identify the correct programming algorithm for
the Atmel product.
For details, see “Operating Modes” on page 5 (for hardware operation) or “ Software Product Identification
Entry/Exit” on page 10. The manufacturer and device
codes are the same for both modes.
DATA POLLING: The AT49BV/LV040 features Data
Polling to indicate the end of a program cycle. During a
program cycle, an attempted read of the last byte loaded
will result in the complement of the loaded data on I/O7.
Once the program cycle has been completed, true data is
valid on all outputs and the next cycle may begin. Data
Polling may begin at any time during the program cycle.
TOGGLE BIT: In addition to Data Polling, the
AT49BV/LV040 provides another method for determining
the end of a program or erase cycle. During a program or
erase operation, successive attempts to read data from the
device will result in I/O6 toggling between one and zero.
Once the program cycle has completed, I/O6 will stop toggling and valid data will be read. Examining the toggle bit
may begin at any time during a program cycle.
HARDWARE DATA PROTECTION: The Hardware Data
Protection feature protects against inadvertent programs to
the AT49BV/LV040 in the following ways: (a) V
is below 1.8V (typical), the program function is inhib-
V
CC
ited. (b) Program inhibit: holding any one of OE
sense: if
CC
low, CE
high or WE high inhibits program cycles. (c) Noise filter:
pulses of less than 15 ns (typical) on the WE
or CE inputs
will not initiate a program cycle.
INPUT LEVELS: While operating with a 2.7V to 3.6V
power supply, the address inputs and control inputs (OE,
CE and WE) may be driven from 0 to 5.5V without
adversely affecting the operation of the device. The I/O
lines can only be driven from 0 to V
+ 0.6V.
CC
3
Command Definition (in Hex)
1st Bus
Command
Sequence
Read 1 Addr D
Chip Erase 6 5555 AA 2AAA 55 5555 80 5555 AA 2AAA 55 5555 10
Byte Program 4 5555 AA 2AAA 55 5555 A0 Addr D
Boot Block Lockout
Product ID Entry 3 5555 AA 2AAA 55 5555 90
Product ID Exit
Product ID Exit
Notes: 1. The 16K byte boot sector has the address range 00000H to 03FFFH.
(2)
(2)
2. Either one of the Product ID Exit commands can be used.
Bus
Cycles
(1)
6 5555 AA 2AAA 55 5555 80 5555 AA 2AAA 55 5555 40
3 5555 AA 2AAA 55 5555 F0
1 XXXX F0
Cycle
Addr Data Addr Data Addr Data Addr Data Addr Data Addr Data
OUT
2nd Bus
Cycle
3rd Bus
Cycle
4th Bus
Cycle
5th Bus
Cycle
IN
6th Bus
Cycle
Absolute Maximum Ratings*
Temperature under Bias ................................ -55°C to +125°C
Storage Temperature ..................................... -65°C to +150°C
All Input Voltages
(including NC Pins)
with Respect to Ground...................................-0.6V to +6.25V
All Output Voltages
with Respect to Ground.............................-0.6V to V
+ 0.6V
CC
*NOTICE: Stresses beyond those listed under “Absolute Maxi-
mum Ratings” may cause permanent damage to the
device. This is a stress rating only and functional
operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to
absolute maximum rating conditions for extended
periods may affect device reliability.
Voltage on OE
with Respect to Ground..................................-0.6V to + 13.5V
4
AT49BV/LV040
AT49BV/LV040
DC and AC Operating Range
AT49LV040-70 AT49BV/LV040-90 AT49BV040-12
Operating
Temperature (Case)
V
Power Supply 3.0V to 3.6V 2.7V to 3.6V/3.0V to 3.6V 2.7V to 3.6V
CC
Operating Modes
Mode CE OE WE Ai I/O
Com. 0°C - 70°C0°C - 70°C0°C - 70°C
Ind. -40°C - 85°C-40°C - 85°C-40°C - 85°C
Read V
Program
(2)
Standby/Write Inhibit V
IL
V
IL
IH
X
V
IL
V
IH
(1)
Program Inhibit X X V
Program Inhibit X V
Output Disable X V
IL
IH
Product Identification
Hardware V
Software
(2)
IL
V
IL
Notes: 1. X can be VIL or VIH.
2. Refer to AC programming waveforms.
= 12.0V ± 0.5V.
3. V
H
4. Manufacturer Code: 1FH
Device Code: 13H
DC Characteristics
V
IH
V
IL
Ai D
Ai D
OUT
IN
XXHigh-Z
IH
X
XHigh-Z
A1 - A18 = VIL, A9 = VH,
A0 = V
A0 = V
IL
IH
V
IH
A1 - A18 = VIL, A9 = VH,
A0 = VIL, A1 - A18 = V
A0 = VIH, A1 - A18 = V
(3)
Manufacturer Code
(3)
Device Code
IL
IL
Manufacturer Code
Device Code
(4)
(4)
(4)
(4)
Symbol Parameter Condition Min Typ Max Units
I
LI
I
LO
I
SB1
I
SB2
(1)
I
CC
V
IL
V
IH
V
OL
V
OH
Notes: 1. In the erase mode, I
Input Load Current VIN = 0V to V
Output Leakage Current V
= 0V to V
I/O
CC
CC
VCC Standby Current CMOS CE = VCC - 0.3V to V
VCC Standby Current TTL CE = 2.0V to V
V
Active Current f = 5 MHz; I
CC
CC
= 0 mA, VCC = 3.6V 25 mA
OUT
CC
10 µA
10 µA
50 µA
1mA
Input Low Voltage 0.8 V
Input High Voltage 2.0 V
Output Low Voltage IOL = 2.1 mA 0.45 V
Output High Voltage IOH = -100 µA; VCC = 3.0V 2.4 V
is 50 mA.
CC
2. See details under “Software Product Identification Entry/Exit” on page 10.
5
AC Read Characteristics
Symbol Parameter
AT49LV040-70 AT49BV/LV040-90 AT49BV040-12
UnitsMinMaxMinMaxMinMax
t
ACC
(1)
t
CE
(2)
t
OE
(3)(4)
t
DF
t
OH
AC Read Waveforms
Address to Output Delay 70 90 120 ns
CE to Output Delay 70 90 120 ns
OE to Output Delay 0 35 0 40 0 50 ns
CE or OE to Output Float 0 25 0 25 0 30 ns
Output Hold from OE, CE or Address,
whichever comes first
(1)(2)(3)(4)
Notes: 1. CE may be delayed up to t
2. OE may be delayed up to tCE - tOE after the falling edge of CE without impact on tCE or by t
without impact on t
is specified from OE or CE, whichever occurs first (CL = 5 pF).
3. t
DF
ACC
.
4. This parameter is characterized and is not 100% tested.
000ns
- tCE after the address transition without impact on t
ACC
ACC
.
- tOE after an address change
ACC
Input Test Waveforms and
Output Test Load
Measurement Level
tR, tF < 5 ns
Pin Capacitance
f = 1 MHz, T = 25°C
Symbol Typ Max Units Conditions
C
IN
C
OUT
Note: 1. This parameter is characterized and is not 100% tested.
6
(1)
46pFV
812pFV
AT49BV/LV040
IN
OUT
= 0V
= 0V
AT49BV/LV040
AC Byte Load Characteristics
Symbol Parameter Min Max Units
t
, t
AS
OES
t
AH
t
CS
t
CH
t
WP
t
DS
tDH, t
OEH
t
WPH
AC Byte Load Waveforms
WE Controlled
Address, OE Setup Time 0 ns
Address Hold Time 100 ns
Chip Select Setup Time 0 ns
Chip Select Hold Time 0 ns
Write Pulse Width (WE or CE) 200 ns
Data Setup Time 100 ns
Data, OE Hold Time 0 ns
Write Pulse Width High 200 ns
CE Controlled
7
Program Cycle Characteristics
Symbol Parameter Min Typ Max Units
t
BP
t
AS
t
AH
t
DS
t
DH
t
WP
t
WPH
t
EC
Byte Programming Time 30 50 µs
Address Setup Time 0 ns
Address Hold Time 100 ns
Data Setup Time 100 ns
Data Hold Time 0 ns
Write Pulse Width 200 ns
Write Pulse Width High 200 ns
Erase Cycle Time 10 seconds
Program Cycle Waveforms
Chip Erase Cycle Waveforms
Note: OE must be high only when WE and CE are both low.
8
AT49BV/LV040
AT49BV/LV040
Data Polling Characteristics
(1)
Symbol Parameter Min Typ Max Units
t
DH
t
OEH
t
OE
t
WR
Data Hold Time 0 ns
OE Hold Time 10 ns
OE to Output Delay
(2)
Write Recovery Time 0 ns
Notes: 1. These parameters are characterized and not 100% tested.
2. See t
spec in “AC Read Characteristics” on page 6.
OE
Data Polling Waveforms
ns
Toggle Bit Characteristics
(1)
Symbol Parameter Min Typ Max Units
t
DH
t
OEH
t
OE
t
OEHP
t
WR
Data Hold Time 0 ns
OE Hold Time 10 ns
OE to Output Delay
(2)
OE High Pulse 150 ns
Write Recovery Time 0 ns
Notes: 1. These parameters are characterized and not 100% tested.
2. See t
Toggle Bit Waveforms
Notes: 1. Toggling either OE or CE or both OE and CE will operate toggle bit. The t
spec in “AC Read Characteristics” on page 6.
OE
(1)(2)(3)
specification must be met by the toggling
OEHP
input(s).
2. Beginning and ending state of I/O6 will vary.
3. Any address location may be used but the address should not vary.
ns
9
Software Product Identification Entry
LOAD DATA AA
TO
ADDRESS 5555
LOAD DATA 55
TO
ADDRESS 2AAA
LOAD DATA 90
TO
ADDRESS 5555
ENTER PRODUCT
IDENTIFICATION
MODE
(2)(3)(4)
Software Product Identification Exit
LOAD DATA AA
TO
ADDRESS 5555
LOAD DATA 55
TO
ADDRESS 2AAA
LOAD DATA F0
TO
ADDRESS 5555
OR
LOAD DATA F0
TO
ANY ADDRESS
EXIT PRODUCT
IDENTIFICATION
MODE
(1)
(4)
(1)
Boot Block Lockout Feature Enable
Algorithm
(1)
LOAD DATA AA
TO
ADDRESS 5555
LOAD DATA 55
TO
ADDRESS 2AAA
LOAD DATA 80
TO
ADDRESS 5555
LOAD DATA AA
TO
ADDRESS 5555
LOAD DATA 55
TO
ADDRESS 2AAA
LOAD DATA 40
TO
ADDRESS 5555
PAUSE 1 second
(2)
EXIT PRODUCT
IDENTIFICATION
MODE
(4)
Notes: 1. Data Format: I/O7 - I/O0 (Hex);
Address Format: A14 - A0 (Hex).
2. A1 - A18 = VIL.
Manufacturer Code is read for A0 = V
Device Code is read for A0 = V
3. The device does not remain in identification mode if
powered down.
4. The device returns to standard operation mode.
5. Manufacturer Code: 1FH
Device Code: 13H
Notes: 1. Data Format: I/O7 - I/O0 (Hex);
Address Format: A14 - A0 (Hex).
2. Boot Block Lockout feature enabled.
;
IL
.
IH
10
AT49BV/LV040
AT49BV/LV040 Ordering Information
I
(mA)
t
ACC
(ns)
90 25 0.05 AT49BV040-90JC
120 25 0.05 AT49BV040-12JC
70 25 0.05 AT49LV040-70JC
90 25 0.05 AT49LV040-90JC
CC
Ordering Code Package Operation RangeActive Standby
AT49BV040-90TC
AT49BV040-90VC
AT49BV040-90JI
AT49BV040-90TI
AT49BV040-90VI
AT49BV040-12TC
AT49BV040-12VC
AT49BV040-12JI
AT49BV040-12TI
AT49BV040-12VI
AT49LV040-70TC
AT49LV040-70VC
AT49LV040-70JI
AT49LV040-70TI
AT49LV040-70VI
AT49LV040-90TC
AT49LV040-90VC
AT49LV040-90JI
AT49LV040-90TI
AT49LV040-90VI
AT49BV/LV040
32J
32T
32V
32J
32T
32V
32J
32T
32V
32J
32T
32V
32J
32T
32V
32J
32T
32V
32J
32T
32V
32J
32T
32V
Commercial
(0°C to 70°C)
(-40°C to 85°C)
Commercial
(0°C to 70°C)
(-40°C to 85°C)
Commercial
(0°C to 70°C)
(-40°C to 85°C)
Commercial
(0°C to 70°C)
(-40°C to 85°C)
Industrial
Industrial
Industrial
Industrial
Package Type
32J 32-lead, Plastic J-leaded Chip Carrier Package (PLCC)
32T 32-lead, Plastic Thin Small Outline Package (TSOP) (8 x 20 mm)
32V 32-lead, Plastic Thin Small Outline Package (TSOP) (8 x 14 mm)
11
Packaging Information
.045(1.14) X 45˚
PIN NO. 1
IDENTIFY
.025(.635) X 30˚ - 45˚
.012(.305)
.008(.203)
.021(.533)
.013(.330)
.530(13.5)
.490(12.4)
.030(.762)
.015(.381)
.095(2.41)
.060(1.52)
.140(3.56)
.120(3.05)
.032(.813)
.026(.660)
.050(1.27) TYP
.553(14.0)
.547(13.9)
.595(15.1)
.585(14.9)
.300(7.62) REF
.430(10.9)
.390(9.90)
AT CONTACT
POINTS
.022(.559) X 45˚ MAX (3X)
.453(11.5)
.447(11.4)
.495(12.6)
.485(12.3)
32J, 32-lead, Plastic J-leaded Chip Carrier (PLCC)
Dimensions in Inches and (Millimeters)
JEDEC STANDARD MS-016 AE
32T, 32-lead, Plastic Thin Small Outline Package
(TSOP)
Dimensions in Millimeters and (Inches)*
JEDEC OUTLINE MO-142 BA
INDEX
MARK
0.50(.020)
BSC
0
REF
5
7.50(.295)
REF
8.20(.323)
7.80(.307)
0.15(.006)
0.05(.002)
18.5(.728)
18.3(.720)
0.25(.010)
0.15(.006)
0.70(.028)
0.50(.020)
20.2(.795)
19.8(.780)
1.20(.047) MAX
0.20(.008)
0.10(.004)
*Controlling dimension: millimeters
32V, 32-lead, Plastic Thin Small Outline Package
(TSOP)
Dimensions in Millimeters and (Inches)*
JEDEC OUTLINE MO-142 BA
INDEX
MARK
12.5(.492)
12.3(.484)
0.50(.020)
BSC
REF
0.25(.010)
0.15(.006)
7.50(.295)
8.10(.319)
7.90(.311)
0.15(.006)
0
REF
5
0.05(.002)
*Controlling dimension: millimeters
0.70(.028)
0.50(.020)
14.2(.559)
13.8(.543)
1.20(.047) MAX
0.20(.008)
0.10(.004)
12
AT49BV/LV040
Atmel Headquarters Atmel Operations
Corporate Headquarters
2325 Orchard Parkway
San Jose, CA 95131
TEL (408) 441-0311
FAX (408) 487-2600
Europe
Atmel SarL
Route des Arsenaux 41
Casa Postale 80
CH-1705 Fribourg
Switzerland
TEL (41) 26-426-5555
FAX (41) 26-426-5500
Asia
Atmel Asia, Ltd.
Room 1219
Chinachem Golden Plaza
77 Mody Road Tsimhatsui
East Kowloon
Hong Kong
TEL (852) 2721-9778
FAX (852) 2722-1369
Japan
Atmel Japan K.K.
9F, Tonetsu Shinkawa Bldg.
1-24-8 Shinkawa
Chuo-ku, Tokyo 104-0033
Japan
TEL (81) 3-3523-3551
FAX (81) 3-3523-7581
Atmel Colorado Springs
1150 E. Cheyenne Mtn. Blvd.
Colorado Springs, CO 80906
TEL (719) 576-3300
FAX (719) 540-1759
Atmel Rousset
Zone Industrielle
13106 Rousset Cedex
France
TEL (33) 4-4253-6000
FAX (33) 4-4253-6001
Atmel Smart Card ICs
Scottish Enterprise Technology Park
East Kilbride, Scotland G75 0QR
TEL (44) 1355-357-000
FAX (44) 1355-242-743
Atmel Grenoble
Avenue de Rochepleine
BP 123
38521 Saint-Egreve Cedex
France
TEL (33) 4-7658-3000
FAX (33) 4-7658-3480
Fax-on-Demand
North America:
e-mail
literature@atmel.com
1-(800) 292-8635
International:
1-(408) 441-0732
Web Site
http://www.atmel.com
BBS
1-(408) 436-4309
© Atmel Corporation 2001.
Atmel Corporation makes no warranty for the use of its products, other than those expressly contained in the Company’s standard warranty
which is detailed in Atmel’s Terms and Conditions located on the Company’s web site. The Company assumes no responsibility for any errors
which may appear in this document, reserves the right to change devices or specifications detailed herein at any time without notice, and does
not make any commitment to update the information contained herein. No licenses to patents or other intellectual property of Atmel are granted
by the Company in connection with the sale of Atmel products, expressly or by implication. Atmel’s products are not authorized for use as critical
components in life support devices or systems.
Battery-Voltage is a trademark of Atmel Corporation.
Terms and product names in this document may be trademarks of others.
Printed on recycled paper.
0679D–03/01/xM
Loading...