QUANTA ZU1 Schematics

uFCP Mer

SYST ZU1

4

VGA

LVDS

SDVOTV

2 Page

GENERATOR	CK505
CLOCK

5

Page

Finger

C

27

Bluetooth

USB6

3Page

B

x

USB4

26

Port

USB0~2

Page

26

(PATA)

USB

Page

19

(SATA) ODD

Page

HDD

20

Port

21

.su/x/

Page

CRT

1"WXGA)

C

20

CONN

(12

.

CONN

Page

LCD

http://mycomp

Page

VIDEO

ezDock)

S

-

for

Chrontel

7307

(only

/

DVI

D

3

P

3

_

C

4should

R

to

-

CH0

V

SRSR

1

_IO

FSC

_

_

R

4

IO

_

1

_

CLK PCLK

vendor

_

IO

_ CPU

_

_

_

_

suggest

C310

_

591

_IO

VDD

R

PCI

_

SRC

_

CK505

IO

R

_

from

_

VDD

22

_

22

22

4

4

Base

SRC

_

VDD

ohm

R CB714

_

R430

trace

on

_PLL3

_

_

_

IO

_

_

1394

PCLK

4

FAEfrom

C310/C299

CPU

_

VDD

to

_

_

22

4

22

VDD

45

4

33

10K

ICS

96

36

510

CLK

PCLK

4

_

49

CLK

R443signals

value

_

VDD

PCI

33

C2A:(12/26)

SRC_

26

_

_

B

_

VDD

12

475ohm

_

2

_A1A:(9/24)

REF

_

_

R186

change

<Description>

PLL3

_ VDD

20

PCI

4

R186

.

R442

14M)

33

change

from

4

R187

R441

VDD

39

22

PCI_

VDD

R431

48

VDD

55

SIO

_

value

4

VDD

_

R426

and

A1A:(9/20)

61

VDD

VDD

R434

4

_

10K

_

R188

4

16

CPU

R433

4

_

BSEL2

9

_

U19

SRC _

_

10K

*10K

BSEL1

_

ICH

2

REF

VDD

_

_

*10K

CLK

SRC

_

_ CK

25V

change

R188

R182

BSEL0_

(14M

_

_

4

_

_ VDD

_

CLK

_ :

48

VDD

CK

.

CLK

_

_

+1

_

PCI

VDD

VDD

R427

R181

ICH

SIO

_

CK

VDD

function,

10K

_

FAE

VDD

_

_

_

VDD

0805(CH6102K9A0

_CK_

VDD

R428

14M

30

A1A:(9/24)

CK_

4

SATACLKREQ

R429

VDD

48

16

VDD

+3V

_

from

_

remove

+3V

ICH

CLKUSB

1U

_

.su/x/

C542

_

4

.

SIO

PCLK

16

Change

_

C319

C318

0

A1A:(9/20)

+3V

1394

_

4

1U

CLK

15

4

.

6

C

_

_

591

E3A:(3/16)

_

_

_ PCLK

PCI

1U

C292

0

R444

_

27,30

1U

PCLK

CB714

4 .

_

_

510

28

.

_

6

8

C540

R199

CLK

CLK

4

_

_

25

10U

_

PCI

_

PCI

22

1U

C287

.

http://mycomp

C294

23

4

1U

.

EMI

C288

0

for

6

_

R436 6

to footprint

_

10uF

10U

C542

_

change7uF

RC0603

to

6

.

4

7U

from

A1A:(9/28)

5

T

suggest

6

C655

.

Reverse

*4

C542,C287

GeneratorL55

A1A:(9/24)

D

-

FAE

BKP1608HS181

ICS

+3V

Clock

_
INI	H
_
H
05
.
+1
	4
	_
	2
	.
	56

R109

4

DB

D

R

T2

R

_

TRST

XDP

THERM

LINT1

N5

RSVD06

_

_

_

M4

_TP

TDI

_

THERMDA

ICH

A3

RS

_

TMS_

SMI#

RSVD05

_ CPU

XDP

LINT0

_TP

_ XDP

PROCHOT#

STPCLK#

RSVD04

TP

_

RSVD03

_

TP

CPU

XDP

C20

IGNNE#

C6

RSVD02

_

CPU

_

_TP

TCK

AA6

AB6

THERMAL

A20M#

B4

RSVD01

CPU

_

T54

XDP

D5

TP

H

B

FERR#

_

_TP

T49

AB3

DBR#

_

CPU

D#[15:0]

AC1

AB5

ADSTB[1]#

_

CPU

TDO

C4

_

CPU

TP

T52

AC5

TMSTRST#

_TP

T5

_

AC2

A[35]#

_

T48

TDI

A5

R#

_

XDP/ITP

A[34]#

5

AC4

A6

TP

T108

TCK

H

AD1

PRDY#

A[31]#

T50

AD3

PREQ#

A[32]#

AA3

_

T56

AD4

BPM[3]#

A[30]#

V1

1

AA4

T55

BPM[2]#

A[29]#

V4

AB2

_

E4

BPM[1]#

W3

4

NMI

_

G6

BPM[0]#

GROUP

A[28]#

0

SMI#

A[27]#

_ H

SS

Y4

A#35

HITM#

A[26]#

H

G2

HIT#

A[25]#

W5

_

INTR

F4

H

A[24]#

W2

_H

H

G3

A[23]#

A#33_

C1

RS[2]#

R4

T3

A#32

H

IGNNE#

14

ADDRA[22]#

A#30

_

H

F3

TRDY#

T5

14

IERR#

RS[1]#

A[21]#

U1

A#29

_H

FERR#

_ R173

14

H4

A[20]#

A20M#

_ H

_

RS[0]#

Y5

A#28_H

_ H

H

RESET#

A[19]#

_H

ADSTB1#

H

D20

A[17]#

W6

_H

14

B3

A[18]#

U4

A#26

_

H

LOCK#

REQ[4]#

R3

A#25

H

_

14

F1

INIT#

Y2

A#23

_H

REQ[3]#

H

14

CONTROL

K2

U5

A#24

_

H

STPCLK#

A#19 H

E1

IERR#

REQ[2]#

_H

REQ[1]#

L1

A#21

H

BR0#

REQ[0]#

_

H5

_H

F21

ADSTB[0]#

J3

A#20

_

H

DBSY#

L5

H2

A#18

H

14

E2

DRDY#

A[16]#

_H

su/x/

G5

DEFER#

A#17

_

A[14]#

K3

_

C

H1

M1

REQ#4

H

BPRI#

A[15]#

REQ#3

0

A[13]#

R1

BNR#

P1

REQ#2

_H

ADS#

GROUP

A[12]#

_H

A[11]#

P4

REQ#1 H

A[10]#

L2

REQ#0 H

A[9]#

P2

_

H

ADDR

A[6]#

P5

H

_

A[8]#

A#16

A[7]#

N3

A[4]#

J1

A#15

_

A#[35:17]

M3

_H

A[5]#

N2

A#14

H

A#13

_

A[3]#

K5

A#12

_

http://mycomp

H

L4

A#11

H

U30A

A#10

_

H

.

H

_

J4

_

_

REQ#[4:0]

5

A#9 H

A#8

H

ADSTB0# H

_

_

A#7

H

A#6

_

H

A#5

H

A#4

H

H

A#3

_

5

H

_

_

5

H

A#[16:3]

5

_

H

CPU(HOST)

D

5

				V		A20
			VCC
VCC[004					A17
VCC[003]				A15
VCC[002]						A18
			A13
VCC[001]			A12
U30C		A10
	A9
	A7

4

8 _ 10U C498

8 _ 10U C221

T

CH61001ME98<Descriptio

C2

o

22UF

C217

unstuff

ohm

.

*20

5m

8

C484

+

location)

5m

.

Option2:330U*6(ESR=1

8

_

C192

FROM

10U

10U

C198,

_ Option1:330U*6(ESR=1

_

layout

10U

GUIDE

10U

stuff

C521

CHANGE

8

B

_

list>

8

DESIGN

C173

(base

10U

8

10U

C512

A1A:(10/13)

_

8

<Check

_

C501

8

7343

10U

_

330U

C172

8

10U

_

C504

C198

8

10U

_

C231

8

+

10U

_

C191

8

10U

_

C193

8

10U

8

_

C503

_

10U

8

_

C171

8

10U

10U

_

C516

C515

8

10U

_

C500

8

10U

_

C502

8

.su/x/

10U

_

C513

8

10U

_

C223

8

10U

_

C514

8

C

10U

_

C479

8

10U

_

C230

8

10U

_

C482

10U

C499

8

_

8

10U

_

C480

10U

C483

http://mycomp

8

8

10U

_

C478

10U

C481

8

10U

C222

8

10U

C517

5

D

CPU(Power)

CORE

VCC

D#5 H				_	mils(Width
		D H
D#8				H
D#7			_
		H
	_
D#6 H
_					list>
_
_
D#4 H					10:20
D#2 H
D#3 H
_					<check
_
_
_
D H
H
H

R87

GMCH _ 05V . +1

B

4

_

9

B3

RCOMP

.

24

to

_

R95

list>close

H

1U

4

<check

.

D#[63:0]

0

_

.

_

1U

C137

4

H

.su/x/

AJ0QP200T09

ES

H

4

_

3

SWING

100

sampleto

_

R85

4

C

QS

AJ0QN120T37

_

R86

to

221

sample

http://mycomp

from

GMCH

fromP/N

_

965GM

05V

U29

.

Change

+1

Change

D3A:(2/1)5

D

NB(HOST)

C M

B

2

_

R

R

DDR

C

_

M

2

R

_

_SM

T23

19

_

CKE_

BH1

1

_

ODT

_

SM

SM

RSVD44

3

_

MCH

_M

3

T32

_

CFG

M

BE13

0

_

ODT

_

SM

_

MCH

CL

_

CFG

_

_

_

SM

3

_

BG16

ODT

RSVD43

3

DATA

T22

16

_

M

3

_

_

BK16

_

ODT

SM

RSVD42

C34

_

DATA#

_

T27

MCH

M

BG20

2

CS#

_

SM

RSVD41

B34

DATA

_

T19

CFG

MCH

1

_

11

SM

RSVD40

B36

DATA#

_

LVDSB

13

0

_

CS#

_

_

11

BG37

MUXING

RSVD39

B37

_

LVDSB

T26

12

_

_

CS#_SM

to

4

RSVD38

LVDSA

T24

_

CFG

MCH

BD39

CS#

_

SM

A35

to

AY32

3

_

RSVD37

C44

5:LVDSA

to

CFG

_

11

_SM

RSVD36

.

9

BE29

1

_

SM

B44

to

_

CKE

RSVD35

RSVD45

RSVD40

_

MCH

0

_

D47

Rev1

CKE

_

RSVD34

RSVD39

MCH

AW23

_

C48

RSVD44

_

CFG

CKE

_

SM

RSVD33

RSVD47

11

AW25

4

RSVD43

_

from

_

CKE

_

SM

RSVD32

BK20

MCH

RSVD48

11

BA23

_

RSVD42

_

from

5

3

_

AW30

1

_CK#

SM

RSVD31

AW20

RSVD41

_

MCH

from

C44

MCH

SM

MCH

CFG

11

0_

CK#

_

RSVD30

BH39

RSVD40_

schematicfrom

B44-

AV23

_

RSVD29

BE24

RSVD39

_

MCH

D47

-

_

CK#

_

SM

RSVD28

BJ29

MCH

ball

BSEL2

BA25

4

RSVD38

_

C48

-

CK#

_SM

RSVD27

BD24

MCH

ball

BSEL1

_

MCH

BB23

3

_

RSVD37

_

Intel

-

_

SM

RSVD26

BC23

MCH

ball

BSEL0

_

AV29

1

_

CK

RSVD36

_

T87

MCH

11

SM

RSVD25

BG23

MCH

T88

ball

change

_

0

_CK

_

RSVD35

_

MCH

_CK_SM

RSVD24

BF23

RSVD34_

MCH

T89

change

MCH

2

CK_SM

RSVD23

BJ18

_

MCH

T91

change

_SM

RSVD22

BK18

MCH

T90

change

2

2

SM

RSVD

RSVD21

BH20

RSVD31

MCH

T96

C2A:(12/26)

RSVD20

BF19

RSVD30

_

T95

BK22

T51

RSVD29

_

BJ20

MCH

T98

B51

RSVD28

_

H10

RSVD27_

MCH

T85

RSVD26_

MCH

T18

RSVD14

RSVD25

_

MCH

T44

RSVD24_

MCH

RSVD13

RSVD23_

MCH

T17

RSVD12

D20

RSVD22

_

MCH

RSVD11

RSVD21

_

MCH

T33

RSVD10

AM37

4

RSVD20

_

MCH

T15

RSVD9

_

MCH

T30

4

RSVD8

AL36

_

MCH

T82

RSVD7

AM36

1U

MCH

T83

.

RSVD6

J12AR37

T25

C

RSVD5

AN13

RSVD14

T13

A14

.su/x/

RSVD4

T86

RSVD3

AM12

T84

A14

_

RSVD13_

B

RSVD2

AR13

RSVD12_

C157

T103

_ _

A M

RSVD1

AR12

RSVD11

_

MCH

T7

_

M

N35

MCH

R35

RSVD10_

U29B

P37

RSVD9_

MCH

12,13

P36

RSVD8_

MCH

RSVD7_

MCH

12,13

RSVD6_

MCH

T21

RSVD5_

MCH

RSVD4

_

MCH

T40

RSVD3_

MCH

T38

RSVD2

_

MCH

T42

RSVD1

_ MCH

T45

_

MCH

T10

MCH

T11

MCH

T8

T12

T9

T43

T36

T46

T39

5

D

http://mycomp

I		13
PM
	3,14,35
16

DE 3,16,35

B

D A

0

DQ

_ S

MORY

3

D

SA

BA

D A

_ _M

AN

_

30

_DQ

AT1

DQ4

_ _M

A

AY5

DQS

_SA

_

A

_M

_

_DQ

AT38

A

M

BG8

7

DQS

_SA

29

_

SA

AU15

DQ42 A

AW13

6

_SA

28

_

SA

AV11

DQ41 A

AW38

5

DM

SA

27

_

SA

AW11

DQ40 A

4

_

DM

_

26

_DQ

_ _M

BD42

_

SA

AT13

DQ39 A

3

_

DM

_SA

25

_DQ

AV13

_ _M

BD44

_

SA

DQ38 A

2

_DM

_SA

24

_DQ

DQ37_ _M

AT45

1

_

DM

_SA

23

_DQ

SA

AV38

_ _M

_

DQ36 A

0

_

DM

_SA

22

_

SA

AY41

DQ35 A

BL17

_DM

_SA

A

21

_DQ

SA

AW41

DQ34

_ _M

BF29

DM

_SA

20

_DQ

SA

DQ33

_ _M

_SA

_DQ

SA

AW36

_ _M

_

AT39

DQ32

A

19

_

A

BK19

CAS#

_

A

2

SA

18

_DQ

SA

AW40

DQ31_ _M

BB19

1_

_

17

_DQ

SA

DQ30_ _M

_BS SA

_DQ

SA

AR40

_ _M

0

_

16

_

_

BF40

A

B

DQ29 A

_

A

_BS

SA

15

_DQ

SA

BG40

DQ28_ _M

BS

14

_DQ

SA

DQ27

_ _M

SA

_DQ

SA

BH45

_ _M

_

13

_

_

BF44

DQ26

A

_

A

SA

12

_

SA

BE40

DQ25

A

_M

_DQ

_

11

_DQ

SA

BG42

DQ24_ _M

10

_DQ

SA

DQ23

_

_M

_

BE44

A

_

AW43

DQ22

A

9

_DQ

SA

_ _M

8

_DQ

SA

DQ21

_

_M

_

BE45

A

_

BH49

DQ20

A

7

_DQ

SA

_ _M

6

_DQ

SA

DQ19

_ _M

_DQ

SA

BG50

_ _M

5

_

_

BB47

DQ18 A

A

4

_

_

BJ45

DQ17

A

A

_DQ

SA

BG47

DQ16

_ _M

3

_DQ

SA

_ _M

4

2

_DQ

SA

DQ15

_

_M

_

BF48

A

1

_

_

BB45

DQ14

A

A

_DQ

SA

AW47

DQ13

_

_M

0

_DQ

SA

_ _M

su/x/

_DQ

SA

DQ12

_ _M

_SA

AT42

_A M

DQ

_

AR45

DQ11

A

A

_

_SA

DQ10

_

_M

SA

AR41

A

_

_M

AY46

_

_M

U29D

BA45

DQ9

A

_

_M

AW44

DQ8

A

_

_M

AR43

DQ7

A

_

_M

DQ6

A

DQ5

A

DQ4

A

C

DQ3

_

_M

A

M

_ _M

.

A

DQ2

DQ1

_

_M

A

DQ0

_ _M

A

_

_M

http://mycomp

_

_M

A

M

_

controller)

DQ[63:0]

5

A

NB(Memory

M

13

D

T19

6

N _

A

VCC

P

S

VCC

AY3

4_

NCTF_

AXG_

_

T2

5

_

NC

_

AX

_

V

SM_

V

AW35

B

T18

VCC

3_

NCTF

_

_

_

VCC

T1

2

_ NCTF

_

_

VCC

VCC

AW33

1

_

NCTF

_

AXG

VCC

AV33

AXG

_

VCC

AU35

_

NCTF

_

VCC

AXG

_

AU33

NCTF

_

AXG

_ VCC

AU32

NCTF

_

VCC

VCC

AXG

_

B

_

_

_

VCC

AXG

_

VCC

8

AXG

_

VCC

CORE

GMCH

VCC

13

_

VCC

_

8VSUS

22U

VCC

C232

_

.

8

11_

22U

+1

12

R30

C215

10_

VCC

_

_

VCC

9

VCC

_

8

VCC

AF32

C144

_

_

VCC

5_

7

AH29

7343

VCC

_

6

AH31

VCC13

_

VCC

4

AH32

+

VCC

2

_

AJ28

_

3

VCC

330U

_

AJ31

GMCH

_

VCC

1

VCC

AK32

VCC

AC31

_

AC32

_

4

AH28

VCC

.

_

U29G

AT34

1U

AT35

+1

.

05V

C210

.su/x/

4

0

4

_

C

R127

8VSUS

.

+1

GMCH

http://mycomp

_

VCC

_

05V

.

1)

+1

5

-

D

NB(Power

T	VCCA
_
_
A
VCCA
VCCDQ
VC

					R132	*0
								4
								_
								22N
	4						C508
								4
	_
		*0						_
	R412							1U
								C505	.
			4
			_
			22N
		C220
					4				6
						_
						1U			_
					C522		.		0
								8
								_
					6			*22U
					_			C226
					T
						-
			4			BKP1608HS181
			_
			1U
		C205		.
VCCSYNC						GND
							to
	+3V			6				connect		L18
4	_
								disable
					_
								VCCSYNC
					0
								VGA
							R130 <FAE>
									INT
								+3V

R128

+3V

5

1

C133

.

R12

100

CH71002MJC8

.

C143 +

6

_

6

T

-

_

C138

5

MPLL

.

BKP1608HS181

T

4

R384

0

from

_

RC

1U

C143

B

.

6

_

25V

_

change

L51

-

_

+1

6

BKP1608HS181

25M

_

8

22U

V18

B1D:(12/9)

+3V

T

_

22U

C469

_

-

BKP1608HS181

C465

L50

DAC

_

TV

_

L49

+3V

4

_

.su/x/

1U

C264

.

7343

_

<Description>

+

470U

C

C528

4

8

.

_

.

10UH

_

25V

1U

C262

+1

7343

http://mycomp

_

470U

L25

C527

8

+

_

25V

10UH

.

+1

L53

2)

<Description>

25V

D

+1

-

.

NB(Power

4

B

12

_

VS

43_

V

AJ

VS

BA1

126

_

42

_

AJ13

B8

125

_

VSS

41

_

VSS

AJ11

B5

VSS

VSS

124

_

VSS

VSS

40

_

AH9

B46

VSS

123_

VSS

39_

AH7

B43

122

_

38

_

VSS

AH41

B38

121

_

VSS

37_

VSS

B35

120

_

VSS

36

_

VSS

AH40

B30

VSS

VSS

AH3

119

_VSS

35

_

AG50

B

B29

118_

VSS

34

_

VSS

B24

117

_

33

_

VSS

AG47

B20

116

_

VSS

32

_

VSS

AG43

B10

115

_

VSS

31_

VSS

AG38

VSS

VSS

AG2

AY50

114

_

VSS

30

_

AF31

AY47

VSS

113_

VSS

29_

AF24

AY45

112_

28

_

VSS

AY43

111

_

VSS

27_

VSS

AF23

AY42

110

_

VSS

26

_

VSS

AF20

AY37

VSS

VSS

AE6

109_

VSS

25_

AE14

AY24

108

_

24

_

VSS

AY10

107

_ VSS

23

_

VSS

AE10

VSS

VSS

AD8

AW7

106_

22

_

AD50

AW5

105

_

VSS

21

_

VSS

VSS

VSS

AD5

AW32

103

_

_

AD49

AW29

_

VSS

19_

VSS

AW24

104

20

VSS

AD45

102

_

VSS

18

_

VSS

VSS

AD41

101

_VSS

17

_

AD3

_

VSS

_

VSS

AD29

_

_

VSS

100

VSS

16

VSS

AD26

14

_

VSS

AD21

15

VSS

AD1

13

_

_

VSS

AC47

_

VSS

.su/x/

_

VSS

AC43

10

12

AC39

VSS

11

AC3

9_

VSS

_

AC13

_

VSS

_

VSS

AC10

_

8

AB31

VSS

5

7

AB28

C

VSS

6

AB26

4_

VSS

3

_

AB23

2

_

VSS

AB20

1

_

VSS

AA29

VSS

_VSS

AA24

VSS

AA21

A24

http://mycomp

A17

U29I

A15

A13

5

3)

D

-

NB(Power

010

Lane

Reser

F

0

Graphics

XOR/ALLZ

CTRLDATA

Express

Express Reserved

SDVO

Pin

PCI

CFG[18:17]

Low

PCI

CFG[15:14]

OK(

power

CFG16

Strap

Power

CFG[13:12]

left

Select

Reserved

GMCH

NC

CPU

CFG[11:10]

the

Select

be

X2

should

4

Reserved

CFG9

of

description

DMI

.su/x/

edge

below

Frequency

C

leading

list Strap

CFG8

FSB

the

not

CFG7

to

down

CFG6

up option

http://mycomp

-

CFG5

respectPull

Pull

CFG[4:3]

-

strapping

with

internal

NameCFG[2:0]

internal

sampled Have

Pin

signal

Have

are

CFG[18:19]

5

CFG[17:3]

D

strap

Any

table

All

Strap

CFG20 CFG19

X DMI

B

C241

A A

_M

_

_

6,1

A

4

RP16

_

CKE1

7,13

A5

M

_

_

A7

A

1U

_

_

M

A M

C184

.

_

_

M

A1

A3

A

6,13

C

A

4

_ _

_M

_

M

1U

C162

.

CHANNEL

4

_

1U

C247

.

4

_

1U

C212

.

A

4

DDRII

C254

_

1U

3

.

						4					.su/x/
						_
						1U
						C163	.
											B
								4
								_
								1U
								C219	.
									4
									_
									1U
						http://mycomp
									C160	.
2								VTERM
	PU								SMDDR
	A/B
		channel							A
				Dual
			1
					DDR2

M

			7,12
		7
	7 7]				13]
7				..
			..DQS#[0 A
		7] ..
7			..				A[0
		63]
							_
		..		DQS[0 A
7]			DQ[0				_ _
							A
		DM[0					_ _M
						A
					_ _M
				_			_M
				A
					_M
						M
				3

DQ

_

M

8

A

W

1

DQ

_

M

PM

BA0

_

M

86

113

_

M

_

_

84

A11

A10/A

111

_

_

DQS

A

VDD10

DQ3 A

_

_M

82

VDD11

109

_M

M

80

A1

107

M

DQ28

A

A14

A

DQ29

A15

6

A

78

A3

105

DQ22

_ _

VDD8

6

_M

76

A5

103

_

M

74

CKE1

VDD5

101

DDR#0

DQ18

A

VSS8

A

72

A9

99

C

A M

97

_

_

VDD9

A8

_

DDR0

_

DM2

_

70

DQ31

SO

_

M

68

DQ30

BA2

A12

95

A10

_

DQ10

A

_

93

A9 A

A

M

6,12

CLK

M

VSS24

VSS10

PC4800

79

_

64

-

A16

CLK

_

54

66

_

_

_ M

DQ16

DQS3

89

A1

A

ODT1

_

_

_

60

DQS#3

VDD7

91

_

M

_

M

M

_

62

NC1

87

A3

_

_

DQ21 A

VSS25

CKE0

A

CS#1

A

58

85

A5

A

_M

DQ29

_

_M

CAS#

_

M

56

DQ28

VSS4

83

_M

AM

DQ23

DQ27

81

A8

M

WE#

_

DM1

_

52

DQ26

_ _

BS#0 _

7,12

DQ14 A

(200P)

67

77

A12 A

_

_

_

_

50

DQ22

DDR2DQ24

VSS9

75

_

_M

A M

6,12

A

46

DM2VSS21

DM3

A

_

M

73

M

M

7,12

_M

44

48

NC3

NC4

_M

VSS23

71

VSS6

DQ25

7,12

42

69

DQ9

DQ21

VSS22

DQ27

_

_

26

40

DQ20

SDRAM

63

_

A

VSS20

DQ19

65

_

M

38

_

_ _

36

DQ18

61

_

_

DQ13

A

VSS54

VSS19

DQ26

A

A M

59

A M

_

M

34

DQS2

57

M

DQ1

_

DQ15

DQS#2

55

DM3

_

BS#2

DQ7

A

32

_

_

30

DQ14

53

_

_

A

VSS1

A

A

_M

28

VSS41

DQ25

_

_

DM0

M

DQ17

51

M

M

A

24

CK0

DQ16

49

DQ24

A

CKE0

_

_

_

_

M

22

VSS18

47

_M

M

DQ0

_

20

DM1VSS53

_

A

_

7,12

_

45

M

DQ4 A

18

VSS50

DQ19

_

_M

43

_

A

VSS17

DQ11

DQ23

A

.su/x/

M

A

M

16

DQ13

DQS2

_

14

DQ12

39

DQS#2

A

A

DQ10

41

_

M

12

DQ7VSS16

VSS39

37

_

_

8

DQS1

_

A M

B

DQ6

DQS#1

35

M

6

10

VSS5

VSS49

DQ20

_

8VSUS

DM0

DQ9

29

33

DQ17

A

M

+1

31

DQ15

A M

2

DQ5VSS15

VSS38

25

.

DQ8

_

4

27

DQ4

DQ3

DQ11

23

_

VSS46

VSS48

A

19

DQS1

_M

DQ2

_

_

DQS0

17

DQS#1

_

M

A

A

DQS#0

21

15

_

_

VSS37

DQ8

A M

DQ1

13

11

http://mycomp

DQ12

A

M

DQ0

9

DQ3

VSS47

7

M

VREF

5

DQ2

_

M

2

CN25

1

DQS0

_M

DIMM

3

DQS#0 A

_

_

CONN

8VSUS

_M

A

_

M

DQ5

_ _

_M

VREF

DQ6

A

_

M

_

A

SMDDR

+1

_

_

A/B

A

.

M

channel

A

Dual

1

DDR2

6
_
10M
R231
	2		_
		4
	768KHZ		10P
1
		.
				C547
		32
4		Y4
_
10P

	18PF		C548
	FROM
			10PF
		CHANGE
			TO
			4

		6
		_
		1U
	C363
18~25ms
list>		Delay
6	<check
_
1U
		C328

I C

_

remains

GLAN

Stuff

E3A:(3/30)

The

1

2

MMBT3904

3

Q22

2

_

VCCRTC

4

_

1K

ZC3)

3

R200

4

(follow Short

_

VCCRTC

R206

Open

_

_

15K

1

G1

VCCRTC6

7K

PAD

CONN

1

2K

_

_

4

_

RTC

CMOS

.

.su/x/

*SHORT

R202

.

CMOS

4

2

Setting

Keep

G1

change

Clear

R201

C

1

CMOS

+5VPCU

(9/24)

_

6

20K

http://mycomp

6

R210

A1A:

_

1M

0200L

R246

-

85204

2

ACS

VCCRTC

1

40

CN12

2

-

1

CH500H

40

VCCRTC

-

D22

1K

CH500H

4

5

4

R205

D23

VCCRTC

D

+3VPCU

RTC

S	SATA[2:0]TX .
				disabl
Disable			VccSATAPLL			4
				NC: 3
GND:					BIOS
		to
			Connect 2			B
					.
	SATA				.
				.
					1

R

_

DM

T25

US

O

A

_DMI

_

OC

AG

_ DMI

T26

IRCOM

OC0#

AE15

TXP1

ZCOMP

_

MISO

AF15

USBOC#9

TX

AC29

TXP

MOSI

AG16

_

_

_

DMI

CS1#

SPI

_DMI

AC28

CLKP

CS0#

SPI

AG15

USBOC#8

DMI

AD26

_

DMI

TXN

_

AJ19

AD27

RXP

_

CLK_SPI

F21

USBOC#7

DMI

CLKN

DMI

_

_

USBOC#6

DM

AA28

DMI3TXP

DMI

RXN _

_SPI

Direct

SPI

USBOC#5

31]

AA29

DMI3RXP

PETP6/GLAN

E22

USBOC#3

DMI3TXN

PETN6/GLAN

USBOC#4

..

AB25

DMI3RXN

_

B23

D23

USBOC#2

AB26

DMI2TXP

PERP6/GLAN

C23

T135 USBOC#1

AD[0

W28

Media

PCI

PERN6/GLAN

C28

T134 USBOC#0

W29

DMI2TXN

PETP5

C29

B

DMI2RXP

DMI2RXN

-

PETN5

T133

22,23,25

Y27

Express

PERP5

D27

T131

Y26

DMI1TXP

PERN5

D26

T132

U28

E28

U29

DMI1TXN

PETN3

E29

ASF

DMI0RXN

Interface

PETP4

F26

V26

DMI1RXP

PCI

V27

DMI1RXN

PETN4

F27

DMI0TXP

PERN4

G28

-

DMI0TXN

PERP4

function

PETP3

G29

SB

DMI0RXP

H26

TXP4

interface

J29

PERP3

H27

_

PERN3

J28

_

for

PETP2

C

K26

TXN4

_

point

PETN2

_

_

PCIE

PERP2

K27

SPI

4

PERN2

C

PCIE

test

L28

_

PETP1

L29

C

TXP3

remove

Add

M26

TXN3_

PERP1

M27

PCIE

.su/x/

PETN1

_

PERN1

N28

PCIE

4

_

D3A:(2/2)

U32D

P26

N29

C _

4

9/1

P27

.

A1A:

.

C

_

1U

4

1U

_

TXP1

C

TXN1

_

4_

_

PCIE

_

1U

C336

.

PCIE

1U

.

C337

http://mycomp

C334

4

C335

TXP4

4

_

TXN4

PCIE

1U.

RXP4

.

RXN4

PCIE

_1U

TXP3

PCIE

27

TXN3

PCIE

27 WLAN

RXP3

PCIE

27

C342

RXN3

PCIE

18

to

C343

PCIE

PCIE

18

18

LAN

TXP1

18

5

TXN1

to

PCIE/USB/DMI

RXP1

_

PCIE

RXN1

PCIE

PCIE

33Docking

D

33

PCIE

33

33

to

-

SB