Q-TECH
COR PORATI ON
Description
Q-Tech’s Leadless Chip Carrier crystal oscillators
consist of a source clock square wave generator, logic
output buffers and/or logic divider stages, and a round
AT high-precision quartz crystal built in a ceramic true
SMD package.
Features
• Made in the USA
• ECCN: EAR99
• DFARS 252-225-7014 Compliant:
Electronic Component Exemption
• USML Registration # M17677
• Wide frequency range from 732.4Hz to 150MHz
• Available as QPL MIL-PRF-55310/19 (QT66T), /20
(QT62T), and /29 (QT66HCD)
• Choice of packages and pin outs
• Choice of supply voltages
• Choice of output logic options ( CMOS, ACMOS,
HCMOS, LVHCMOS, TTL, ECL, PECL, and
LVPECL)
• AT-Cut crystal
• True SMD hermetically sealed package
• Tight or custom symmetry available
• Low height available
• External tuning capacitor option
• Fundamental and third overtone designs
• Tristate function option D
• Four-point crystal mounts
• Custom design available tailors to meet customer’s
needs
• Q-Tech does not use pure lead or pure tin in its
products
• RoHS compliant
Applications
• Designed to meet today’s requirements for all voltage
applications
• Wide military clock applications
• Industrial controls
• Microcontroller driver
LEADLESS CHIP CARRIER
CRYSTAL CLOCK OSCILLATORS
1.8 to 15Vdc - 732.4Hz to 150MHz
Ordering Information
(Sample part number)
QT62HCD9M-20 . 0 0 0 M Hz
Q T 62 HC D 9 M - 20.000MHz
Solder Dip Option:
T = Standard
S = Solder Dip (*)
Package:
(See page 3)
Logic & Supply Voltage:
C = CMOS +5.0V to +15.0V
AC = ACMOS +5.0V
HC = HCMOS +5.0V
T = TTL +5.0V
L = LVHCMOS +3.3V
N = LVHCMOS +2.5V
R = LVHCMOS +1.8V
Z = Z output
Tristate Option:
Blank = No Tristate
D = Tristate
(*) Hot Solder Dip Sn60/Pb40 per MIL-PRF 55310 is optional for an additional cost
(**) Please specify supply voltage when ordering CMOS
For frequency stability vs. temperature options not listed herein, please request a
custom part number.
For Non-Standard requirements, contact Q-Tech Corporation at
(**)
(*** ) Requires an external capacitor
Sales@Q-Tech.com
Blank=No Screening
Frequency vs. Temperature Code:
1 = ± 100ppm at 0ºC to +70ºC
3(***) = ± 5ppm at 0ºC to +50ºC
4 = ± 50ppm at 0ºC to +70ºC
5 = ± 25ppm at -20ºC to +70ºC
6 = ± 50ppm at -55ºC to +105ºC
9 = ± 50ppm at -55ºC to +125ºC
10 = ± 100ppm at -55ºC to +125ºC
11 = ± 50ppm at -40ºC to +85ºC
12 = ± 100ppm at -40ºC to +85ºC
Packaging Options
• Standard packaging in anti-static plastic tube
• Optional Tape and Reel
Other Options Available For An Additional Charge
• P. I. N. D. test (MIL-STD 883, Method 2020)
• J-leads attached (See page 3 - QT76 and QT77)
Output Frequency
Screening Option:
M=Per MIL-PRF-55310, Level B
Specifications subject to change without prior notice.
Q-TECH Corporation - 10150 W. Jefferson Boulevard, Culver City 90232 - Tel: 310-836-7900 - Fax: 310-836-2157 - www.q-tec h.com
QPDS-0011 (Revision H, April 2013 ) (ECO# 10850)
1 of 7
Q-TECH
COR PORATI ON
Electrical Characteristics
Parameters
QT62, 70
Output freq. range (Fo)
Supply voltage (Vdd)
Maximum Applied Voltage (Vdd max.)
Freq. stability (∆F/∆T) See Option codes
Operating temp. (Topr) See Option codes
Storage temp. (Tsto) -62ºC to + 125ºC
Operating supply current
(Idd) (No Load)
Symmetry
(50% of ouput waveform or 1.4Vdc for
TTL)
Rise and Fall times
(with typical load)
Output Load
Start-up time (Tstup) 10ms max.
QT66, 76, 77
QT71
QT75
3 mA max. at 5V up to 5MHz
25 mA max. at 15V up to 15MHz
45/55% max. Fo < 4MHz
40/60% max. Fo ≥ 4MHz
(Measured from 10% to 90%)
C
732.4Hz — 15MHz
732.4Hz — 15MHz
100kHz — 15MHz 100kHz — 125MHz
N/A
5V ~ 15Vdc ± 10%
-0.5 to +18Vdc
F and Vdd dependent
30ns max.
AC HC
732.4Hz — 85MHz
15kHz — 85MHz
5.0Vdc ± 10%
-0.5 to +7.0Vdc
20 mA max. - 732.4Hz ~ < 16MHz
25 mA max. - 16MHz ~ < 40MHz
35 mA max. - 40MHz ~ < 60MHz
45 mA max. - 60MHz ~ 85MHz
(Measured from 10% to 90% CMOS or from 0.8V to 2.0V TTL)
15pF // 10kΩ
T
45/55% max. Fo < 12MHz
40/60% max. Fo ≥ 12MHz
15ns max. Fo < 15kHz
6ns max. Fo 15kHz ~ 39.999MHz
3ns max. Fo 40MHz ~ 160 MHz
10TTL Fo < 20MHz
6TTL Fo ≥ 20MHz
LEADLESS CHIP CARRIER
CRYSTAL CLOCK OSCILLATORS
1.8 to 15Vdc - 732.4Hz to 150MHz
L (*)
732.4Hz — 85MHz
732.4Hz — 125MHz
15kHz — 150MHz
3.3Vdc ± 10%
-0.5 to +5.0Vdc
3 mA max. - 732.4Hz ~ < 500kHz
6 mA max. - 500kHz ~ < 16MHz
10 mA max. - 16MHz ~ < 32MHz
20 mA max. - 32MHz ~ < 60MHz
30 mA max. - 60MHz ~ < 100MHz
40 mA max. - 100MHz ~ < 130MHz
50 mA max. - 130MHz ~ ≤150MHz
15pF // 10kΩ
Output voltage (Voh/Vol)
Output Current (Ioh/Iol)
Enable/Disable
Tristate function Pin 1
Jitter RMS 1σ (at 25ºC)
Aging (at 70ºC)
± 1mA typ. at 5V
± 6.8mA typ. at 15V
Call for details
0.9 x Vdd min.; 0.1 x Vdd max. 2.4V min.; 0.4V max. 0.9 x Vdd min.; 0.1 x Vdd max.
± 24mA ±8 mA
VIH ≥ 2.2V Oscillation;
VIL ≤ 0.8V High Impedance
8ps typ. - < 40MHz
5ps typ. - ≥ 40MHz
-1.6mA / TTL
+40μA / TTL
VIH ≥ 0.7 x Vdd Oscillation;
VIL ≤ 0.3 x Vdd High Impedance
15ps typ. - < 40MHz
8ps typ. - ≥ 40MHz
± 5ppm max. first year / ± 2ppm typ. per year thereafter
(*) Available in 2.5Vdc (N) or 1.8Vdc (R)
Z - Output logic can drive up to 200 pF load with typical 6ns rise & fall times (tr,
tf)
ECL, PECL, LVPECL are available. Please contact Q-Tech for details.
Q-TECH Corporation - 10150 W. Jefferson Boulevard, Culver City 90232 - Tel: 310-836-7900 - Fax: 310-836-2157 - www.q-t ech.co m
QPDS-0011 (Revision H, April 2013 ) (ECO# 10850)
± 4mA .
2 of 7
Q-TECH
12
MAX.
12
Q-TECH
P/N
FREQ.
D/C S/N
34
404416
(2.16)
.085
(.635)
.025
.500
(12.70)
.050
(1.27)
(16.51)
.650
34
6144 40
(1.27)
.050
SQ.
SQ.
.085
(2.16)
22
Q-TECH
P/N
FREQ.
D/C S/N
8
14 28 26
14 28 26
8
22
.085
(2.16)
(.635)
.025
.300
(7.62)
(1.27)
.050
(11.43)
.450
.050
(1.27)
MAX.
SQ.
SQ.
.085
(2.16)
+010
-.005
.350
1
- .005
.550
+ 010
.200
.050
1
2
3
2
4 3
+.25
-.127
(8.89 )
+.25
-.127
(13.97 )
(5.08)
(1.27)
.115
(2.92)
4
Q-TECH
P/N
FREQ.
D/C S/N
SQ.
MAX
10 31
4 37391
40X Ø .015
(40X Ø .38)
.360
(9.14)
10
31
4139 37
.510 /.530
(12.95 / 13.46)
SQ.
(2.54 / 3.43)
.100 / .135
± .003
Q-TECH
P/N
FREQ.
D/C S/N
SQ.
.085
(2.16)
(1.02)
.480
.040
.040
SQ.
(12.19)
(1.02)
.085
(2.16)
MAX.
(14.22 / 15.49)
(2.54 / 3.43)
.085
(2.16)
10 31
4 37391
.085
40X Ø .014
(40X Ø .36)
.360
(9.14)
(1.02)
.480
.040
10 31
4139 37
.040
.100 / .135
.560 / .610
Q-TECH
P/N
FREQ.
D/C S/N
SQ.
SQ.
SQ.
(2.16)
MAX.
(12.19)
(1.02)
TYP.
10
31
5 36401
.020
(.508)
(9.14)
.360 .040
(1.02)
.085
(2.16)
.480
(12.19)
.040
(1.02)
10
31
5140 36
Q-TECH
P/N
FREQ.
D/C S/N
MAX.
(2.16)
.085
SQ.
SQ.
3712
436 1
Q-TECH
P/N
FREQ.
D/C S/N
(.508)
.020
6148 43
3712
.040
(1.02)
(1.02)
.040
(14.22)
.560
.440
(11.18)
MAX.
.085
(2.16)
SQ.
SQ.
.085
(2.16)
COR PORATI ON
Package Outline and Pin Connections
Dimensions are in inches (mm)
LEADLESS CHIP CARRIER
CRYSTAL CLOCK OSCILLATORS
1.8 to 15Vdc - 732.4Hz to 150MHz
A
QT62
B
QT66
C
QT70
D
QT71
E
QT75
QPDS-0011 (Revision H, April 2013 ) (ECO# 10850)
E/D
F
QT76
G
QT77
QT # Conf Vcc GND Case Output
Equivalent
or
MIL-PRF-55310
N/C
Configuration
QT62 A 6 & 12 34 & 40 34 & 40 42 41 /20 = QT62T
QT66 B 4 & 10 31 & 37 31 & 37 39 32
/19 = QT66T
/29 = QT66HCD
QT70 C 5 44 44 47 N/A N/A
QT71 D 4 & 8 22 & 26 22 & 26 28 27 N/A
QT75 E 4 2 2 3 1 N/A
QT76 F
QT77 G
Q-TECH Corporation - 10150 W. Jefferson Boulevard, Culver City 90232 - Tel: 310-836-7900 - Fax: 310-836-2157 - www.q-tec h.com
Please contact factory for pin connections on external capacitor (code 3).
Package Information
• Package material (Header): 91% AL2O
(Metalization): Tungsten
• Lead finish: Gold Plated – 50µ ~ 80µ inches
Nickel Underplate – 100µ ~ 250µ inches
• Cover: Kovar, Gold Plated – 60µ ~ 90µ inches
Nickel Underplate – 50µ ~ 100µ inches
With attached Preform – 80% Au, 20% Sn
• Package to lid attachment: Seam weld
• Weight: 2.0g typ., 3.0g max.
4 & 10 31 & 37 31 & 37 39 32 N/A
3
3 of 7
Q-TECH
Vdd
GND
0.1xVdd
0.9xVdd
VOH
VOL
Tr Tf
TH
T
0.5xVdd
SYMMETRY = x 100%
TH
T
AoPø1.5
ø1.5
Ko
1.75±0.1
5º Max
0.3±.005
4.0±0.1
2.0±0.1
24.0±0.3
5.5±0.1
Bo
ø13.0±0.5
2.5
2.0
ø80±1
26
120º
ø178±1orø330±1
-
-
Output
Ground
0.1µF
15pF
Tristate Function
Power
supply
10k
mA
Vdc
+
+
+
(*)
or
0.01µF
(*) CL includes probe and jig capacitance
Typical test circuit for CMOS logic
Vdd Out
GNDE/D
POWER
SUPPLY
+
-
mA
0.1µF
Vdc
-
Vdd OUT
OUT
GND
Typical test circuit for TTL logic.
0.01µF
Rs
(*) CL inclides the loading effect of the oscilloscope probe.
E/D
C
L
+
+
-
RL
LOAD
6 TTL
10 TTL
CL(*)
12pF
20pF
RL
430Ω
270Ω
RS
10kΩ
6kΩ
or
Vdd
0
FREQUENCY STABILITY VS. TEMPERATURE QT66T-64.000MHz
-50
-40
-30
-20
-10
10
20
30
40
50
-55 -50 -45 -40 -35 -30 -25 -20 -15 -10 -5 0510 15 20 25 30 35 40 45 50 55 60 65 70 75 80 85 90 95 100 105 110 115 120 125
Temperature (°C)
Frequency Stability (PPM)
1_5 2_5 3_5 4_5
COR PORATI ON
LEADLESS CHIP CARRIER
CRYSTAL CLOCK OSCILLATORS
1.8 to 15Vdc - 732.4Hz to 150MHz
Output Waveform (Typical)
Test Circuit
Tape and Reel
Dimensions are in mm. Tape is compliant to EIA-481-A.
QT#
QT62
QT66
QT71
QT75
QT76
QT77
The Tristate function on pin 1 has a built-in pull-up resistor typical 50kΩ, so it can
be left floating or tied to Vdd without deteriorating the electrical performance.
Frequency vs. Temperature Curve
Q-TECH Corporation - 10150 W. Jefferson Boulevard, Culver City 90232 - Tel: 310-836-7900 - Fax: 310-836-2157 - www.q-tec h.com
QPDS-0011 (Revision H, April 2013 ) (ECO# 10850)
P
(mm)Ao(mm)Bo(mm)Ko(mm)
20 17 17.30
16 12.57 12.57
16 12.00 12.00
12 9.50 14.60
16 12.57 12.57
16 12.57 12.57
2.70
2.54
3.00
3.40
2.54
2.54
Reel size
(Diameter in mm)
178mm
330mm
178mm
330mm
178mm
330mm
178mm
330mm
178mm
330mm
178mm
330mm
Qty per reel
4 of 7
(pcs)
100
600
280
1,200
280
1,200
250
1,000
280
1,200
280
1,200
Q-TECH
45º 45º
Hybrid Case
Substrate
Die
D/A epoxy
D/A epoxy
Heat
Die
R1
D/A epoxy
Substrate
D/A epoxy
Hybrid Case
R2 R3 R4 R5
JA JC CA
Die
T
T
T
C
A
J
CA
JC
COR PORATI ON
Thermal Characteristics
The heat transfer model in a hybrid package is described in figure 1.
Heat spreading occurs when heat flows into a material layer of
increased cross-sectional area. It is adequate to assume that spreading
occurs at a 45° angle.
The total thermal resistance is calculated by summing the thermal
resistances of each material in the thermal path between the device
and hybrid case.
RT = R1 + R2 + R3 + R4 + R5
The total thermal resistance RT (see figure 2) between the heat source
(die) to the hybrid case is the Theta Junction to Case (Theta JC)
in°C/W.
• Theta junction to case (Theta JC) for this product is 30°C/W.
• Theta case to ambient (Theta CA) for this part is 100°C/W.
• Theta Junction to ambient (Theta JA) is 130°C/W.
Maximum power dissipation PD for this package at 25°C is:
LEADLESS CHIP CARRIER
CRYSTAL CLOCK OSCILLATORS
1.8 to 15Vdc - 732.4Hz to 150MHz
(Figure 1)
• PD(max) = (TJ (max) – TA)/Theta JA
• With TJ = 175°C (Maximum junction temperature of die)
• PD(max) = (175 – 25)/130 = 1.15W
(Figure 2)
Environmental Specifications
Q-Tech Standard Screening/QCI (MIL-PRF55310) is available for all of our Leadless Chip Carrier packages. Q-Tech can also
customize screening and test procedures to meet your specific requirements. The Leadless Chip Carrier packages are designed and
processed to exceed the following test conditions:
Environmental Test Test Conditions
Temperature cycling MIL-STD-883, Method 1010, Cond. B
Constant acceleration MIL-STD-883, Method 2001, Cond. A, Y1
Seal: Fine and Gross Leak MIL-STD-883, Method 1014, Cond. A and C
Burn-in 160 hours, 125°C with load
Aging 30 days, 70°C, ± 1.5ppm max
Vibration sinusoidal MIL-STD-202, Method 204, Cond. D
Shock, non operating MIL-STD-202, Method 213, Cond. I
Thermal shock, non operating MIL-STD-202, Method 107, Cond. B
Ambient pressure, non operating MIL-STD-202, 105, Cond. C, 5 minutes dwell time minimum
Resistance to solder heat MIL-STD-202, Method 210, Cond. B
Moisture resistance MIL-STD-202, Method 106
Terminal strength MIL-STD-202, Method 211, Cond. C
Resistance to solvents MIL-STD-202, Method 215
Solderability MIL-STD-202, Method 208
ESD Classification MIL-STD-883, Method 3015, Class 1HBM 0 to 1,999V
Moisture Sensitivity Level J-STD-020, MSL=1
Q-TECH Corporation - 10150 W. Jefferson Boulevard, Culver City 90232 - Tel: 310-836-7900 - Fax: 310-836-2157 - www.q-tec h.com
QPDS-0011 (Revision H, April 2013 ) (ECO# 10850)
Please contact Q-Tech for higher shock requirements
5 of 7
Q-TECH
COR PORATI ON
Period Jitter
As data rates increase, effects of jitter become critical with
its budgets tighter. Jitter is the deviation of a timing event
of a signal from its ideal position. Jitter is complex and
is composed of both random and deterministic jitter components. Random jitter (RJ) is theoretically unbounded
and Gaussian in distribution. Deterministic jitter (DJ) is
bounded and does not follow any predictable distribution.
DJ is also referred to as systematic jitter. A technique to
measure period jitter (RMS) one standard deviation (1σ)
and peak-to-peak jitter in time domain is to use a high
sampling rate (>8G samples/s) digitizing oscilloscope.
Figure shows an example of peak-to-peak jitter and RMS
jitter (1σ) of a QT66T-24MHz, at 5.0Vdc.
LEADLESS CHIP CARRIER
CRYSTAL CLOCK OSCILLATORS
1.8 to 15Vdc - 732.4Hz to 150MHz
Phase Noise and Phase Jitter Integration
RMS jitter (1σ): 8.20ps Peak-to-peak jitter: 70.89ps
Phase noise is measured in the frequency domain, and is expressed as a ratio of signal power to noise power measured in a 1Hz
bandwidth at an offset frequency from the carrier, e.g. 10Hz, 100Hz, 1kHz, 10kHz, 100kHz, etc. Phase noise measurement is made
with an Agilent E5052A Signal Source Analyzer (SSA) with built-in outstanding low-noise DC power supply source. The DC source
is floated from the ground and isolated from external noise to ensure accuracy and repeatability.
In order to determine the total noise power over a certain frequency range (bandwidth), the time domain must be analyzed in the
frequency domain, and then reconstructed in the time domain into an rms value with the unwanted frequencies excluded. This may be
done by converting L(f) back to Sφ(f) over the bandwidth of interest, integrating and performing some calculations.
Symbol
∫L(f)
Sφ (f)=(180/Π)x√2 ∫L(f)df
RMS jitter = Sφ (f)/(fosc.360°) Jitter(in seconds) due to phase noise. Note Sφ (f) in degrees.
Integrated single side band phase noise (dBc)
Spectral density of phase modulation, also known as RMS phase error (in degrees)
Definition
The value of RMS jitter over the bandwidth of interest, e.g. 10kHz to 20MHz, 10Hz to 20MHz, represents 1 standard deviation of
phase jitter contributed by the noise in that defined bandwidth.
Figure below shows a typical Phase Noise/Phase jitter of a QT66T10M, 5.0Vdc, 24MHz clock at offset frequencies 10Hz to 5MHz,
and phase jitter integrated over the bandwidth of 12kHz to 1MHz.
QT66T10M, 5.0Vdc, 24MHz
Q-TECH Corporation - 10150 W. Jefferson Boulevard, Culver City 90232 - Tel: 310-836-7900 - Fax: 310-836-2157 - www.q-tec h.com
QPDS-0011 (Revision H, April 2013 ) (ECO# 10850)
6 of 7
LEADLESS CHIP CARRIER
Q-TECH
COR PORATI ON
CRYSTAL CLOCK OSCILLATORS
1.8 to 15Vdc - 732.4Hz to 150MHz
Revision History
ECO REV REVISION SUMMARY Page
993 5
10850 H
Revert From: ECCN: 3A001.b.10
G
Back To: ECCN: EAR99
Change freq range for QT71 for AC, HC, & T logic
From: 100kHz to 85MHz
To: 732.4Hz to 85MHz
Added document # QPDS-0011 to footer All
1
2
Q-TECH Corporation - 10150 W. Jefferson Boulevard, Culver City 90232 - Tel: 310-836-7900 - Fax: 310-836-2157 - www.q-tec h.com
QPDS-0011 (Revision H, April 2013 ) (ECO# 10850)
7 of 7
Loading...