Philips TEA0678T-V2-S1, TEA0678T-V2 Datasheet

DATA SH EET

Preliminary specification
Supersedes data of August 1993
File under Integrated Circuits, IC01

1996 Jun 06

INTEGRATED CIRCUITS

TEA0678

Dual Dolby* B-type noise reduction
circuit, automatic music search,
with differential outputs and mute

1996 Jun 06 2

Philips Semiconductors Preliminary specification

Dual Dolby* B-type noise reduction circuit, automatic
music search, with differential outputs and mute

TEA0678

FEATURES

• Dual noise reduction (NR) channels

• Head pre-amplifiers

• Reverse head switching

• Automatic Music Search (AMS)

• Mute position

• Equalization with electronically switched time constants

• Dolby reference level = 387.5 mV

• 32 pins

• Switch inputs TTL compatible

• Differential output stage has:

– Capability to drive 1.2 nF capacitive load
– Capability to drive 1 kΩ load
– Short-circuit proof
– Short-circuit proof to 16 V via coupling capacitor.

• Improved EMC behaviour.

GENERAL DESCRIPTION

The TEA0678 is a bipolar integrated circuit that provides
two channels of Dolby B noise reduction for playback
applications in car radios. It includes head and
equalization amplifiers with electronically switchable time
constants. Furthermore it includes electronically
switchable inputs for tape drivers with reverse heads.
This device also detects pauses of music in Automatic
Music Search (AMS) mode, with a delay time fixed
externally by a resistor. The short-circuit proof output
stage of the TEA0678 is differential and provides muting.
The device will operate with power supplies in the range of

7.6 to 12 V, output overload level increasing with increase
in supply voltage. Current drain varies with supply voltage,
noise reduction on/off and AMS on/off so it is advisable to
use a regulated power supply or a supply with a long time
constant.
.Current drain varies with these variables:

Supply voltage
Noise reduction on/off
AMS on/off.

Because of this current drain variation it is advisable to use
a regulated power supply or a supply with a long time
constant.

QUICK REFERENCE DATA

ORDERING INFORMATION

Remark Dolby*: Available only to licensees of Dolby Laboratories Licensing Corporation, San Francisco, CA94111,

USA, from whom licensing and application information must be obtained. Dolby is a registered trade-mark of Dolby
Laboratories Licensing Corporation.

SYMBOL PARAMETER MIN. TYP. MAX. UNIT

V

CC

supply voltage 7.6 10 12 V

I

CC

supply current − 25 28 mA
signal plus noise-to-noise ratio 78 84 − dB

TYPE

NUMBER

PACKAGE

NAME DESCRIPTION VERSION

TEA0678 SDIP32

plastic shrink dual in-line package; 32 leads (400 mil)

SOT232-1

TEA0678T SO32 plastic small outline package; 32 leads; body width 7.5 mm SOT287-1

SN+

N

--------------

1996 Jun 06 3

Philips Semiconductors Preliminary specification

Dual Dolby* B-type noise reduction circuit, automatic
music search, with differential outputs and mute

TEA0678

BLOCK DIAGRAM

handbook, full pagewidth

19

180 Ω

V

CC

10 µF

24

kΩ

18

kΩ

27

kΩ

8.2

kΩ

330

kΩ

1 kΩ

470

pF

470

pF

10

nF

4.7 nF

270 kΩ

180 kΩ

24 

kΩ

4.7 µF

4.7 µF

1 µF

4.7 nF

15 nF

100

µF

330

nF

100

nF

C

L

R

L

R

L

R

t

AMS

delay

time

output 

A+

output 

A−

V

ref

MED769

from

microprocessor

LOW: NR ON

OPEN: OFF

HIGH: AMS ON

180 Ω

10 µF

8.2

kΩ

330

kΩ

1 kΩ

470

pF

470

pF

10

nF

270 kΩ

180 kΩ

4.7 µF

10

µF

4.7 µF

1 µF

15 nF

330

nF

100

nF

C

L

R

L

R

L

output 

B+

output

B−

V

ref

from

microprocessor

LOW: MUTE ON

HIGH: MUTE OFF

LOW: INPUT 1

HIGH: INPUT 2

from

microprocessor

EQ switch from

microprocessor

LOW: 120 µs

OPEN: 70 µs

AMS

out

head switch

input

15

kΩ

15

kΩ

DELAY

TIME

LEVEL

DETECTOR

POWER

SUPPLY

AMS

EQ

NR

MUTE

HEAD-

SWITCH

LOGIC

DOLBY B NR CIRCUIT

DOLBY B NR CIRCUIT

1

23

4

5

6

7

8

910

11

12

13

14

15 16

17

18

20

21

22

23

24

25

26

27

28

29

30

31

32

AMS

PROCESSOR

GND

V

CC

V

ref

TEA0678

EQ

AMP.

EQ

AMP.

PRE

AMP.

PRE

AMP.

Fig.1 Block and application diagram.

1996 Jun 06 4

Philips Semiconductors Preliminary specification

Dual Dolby* B-type noise reduction circuit, automatic
music search, with differential outputs and mute

TEA0678

PINNING

SYMBOL PIN DESCRIPTION

OUTA− 1 negative output channel A
OUTA+ 2 positive output channel A
NR/AMS 3 noise reduction/music search switch
INCA 4 input mute/output stage channel A
OUTCA 5 output Dolby B processor channel A
INTA 6 integrating filter channel A
CONTRA 7 control voltage channel A
HPA 8 high-pass filter channel A
SCA 9 side chain channel A
TD 10 delay time constant
EQA 11 equalizing output channel A
EQFA 12 equalizing feedback channel A
V

CC

13 supply voltage
INA1 14 input channel A1 (forward or reverse)
V

ref

15 reference voltage
INA2 16 input channel A2 (reverse or forward)
INB2 17 input channel B2 (reverse or forward)
HS 18 head switch input
INB1 19 input channel B1 (forward or reverse)
GND 20 ground
EQFB 21 equalizing feedback channel B
EQB 22 equalizing output channel B
AMSEQ 23 AMS output and EQ switch input
SCB 24 side chain channel B
HPB 25 high-pass filter channel B
CONTRB 26 control voltage channel B
INTB 27 integrating filter channel B
OUTCB 28 output Dolby B processor channel B
INCB 29 input mute/output stage channel B
MUTE 30 mute switch
OUTB+ 31 positive output channel B
OUTB− 32 negative output channel B

Fig.2 Pin configuration.

handbook, halfpage

TEA0678

MED770

1
2
3
4
5
6
7
8

9
10
11
12
13
14
15
16

32
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17

OUTA−
OUTA+

NR/AMS

INCA

OUTCA

INTA

CONTRA

HPA
SCA

TD

EQA

EQFA

V

CC

INA1

OUTB−
OUTB+
MUTE
INCB

INTB
CONTRB

OUTCB

HPB
SCB
AMSEQ
EQB
EQFB
GND
INB1

V

ref

INA2

HS
INB2

1996 Jun 06 5

Philips Semiconductors Preliminary specification

Dual Dolby* B-type noise reduction circuit, automatic
music search, with differential outputs and mute

TEA0678

FUNCTIONAL DESCRIPTION
Noise Reduction (NR) is enabled when pin NR/AMS is

connected to ground and disabled when open-circuit (left
floating from a 3-state output).

Dolby noise reduction only operates correctly if 0 dB Dolby
level is adjusted at 387.5 mV.

Automatic Music Search (AMS) is enabled when pin
NR/AMS is connected to HIGH (5 V) and disabled when
open-circuit (left floating from a 3-state output). In AMS
mode the signal of both channels are rectified and then
added. This means, even if one channel signal appears
inverted to the other channel, with the TEA0678 the normal
AMS function is ensured (see Figs 4, 5 and 6).

Equalization time constant switching (70 µs or 120 µs)
is achieved when pin AMSEQ is connected to GND via an
18 kΩ resistor (120 µs), or left open-circuit (70 µs).
This does not affect the AMS output signal during AMS
mode (see Fig.1).

Head switching is achieved when pin HS is connected to
GND (input IN1 active) or connected to HIGH (5 V) level
(input IN2 active). If left open-circuit IN1 is active.

Mute is enabled when pin MUTE is connected to ground
and off when connected to HIGH (5 V) level. For smooth
switching a time constant is recommended. If left
open-circuit MUTE is active.

The differential output stage of each channel is
connected via a provision to the Dolby and pre-amplifier
part. This provision may be used for any processing of the
tape signal or to add another signal. Each output drives a
resistive load of nominal 10 kΩ and is capable of driving
1kΩ, also a capacitive load of 1.2 nF to ground and
between differential outputs. Each output can be
short-circuited to a battery (16 V) via a coupling capacitor
(4.7 µF).

LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134); note1.

Notes

1. The device may not operate correctly when subjected to these ratings when the ratings exceed the electrical
characteristics of the device as specified in Chapter “Characteristics”. The device will recover automatically when the
environment is reduced to the requirements of the characteristics.

2. The TEA0678 allows a HIGH-level at switching pins without supply voltage (V

CC

= 0; stand-by mode). This means a

maximum input voltage of 6.5 V for the switching input pins.

3. Human body model (1.5 kΩ, 100 pF).

4. Machine model (0 Ω, 200 pF).

SYMBOL PARAMETER CONDITIONS MIN. MAX. UNIT

V

CC

supply voltage 0 16 V

V

i

input voltage (pins 1 to 32) except pin 15 (V

ref

); pin 3

(NR/AMS), pin 18 (HS) and pin 30 (MUTE) to V

CC

−0.3 +V

CC

V

input voltage at pin 3 (NR/AMS), pin 18 (HS) and
pin 30 (MUTE)

note 2 −0.3 +6.5 V

t

short

pin 15 (V

ref

) to VCC short-circuiting duration − 5s

T

stg

storage temperature −55 +150 °C

T

amb

operating ambient temperature −40 +85 °C

V

es

electrostatic handling voltage for all pins note 3 −2+2kV

note 4 −500 +500 V

1996 Jun 06 6

Philips Semiconductors Preliminary specification

Dual Dolby* B-type noise reduction circuit, automatic
music search, with differential outputs and mute

TEA0678

CHARACTERISTICS

VCC= 10 V; f = 20 Hz to 20 kHz; T

amb

=25°C; nominal load 10 kΩ; all levels are referenced to 775 mV (RMS) (0 dB) at
differential outputs (Vo=Vo+− Vo−), this corresponds to Dolby level 387.5 mV (RMS) (0 dB) at test point (OUTC);
see Fig.1; NR on/AMS off; EQ switch in the 70 µs position; unless otherwise specified.

SYMBOL PARAMETER CONDITIONS MIN. TYP. MAX. UNIT

V

CC

supply voltage 7.6 10 12 V

I

CC

supply current pins 14, 16, 17 and 19 connected to

V

ref

− 25 28 mA

f = 1 kHz; V

o

= 0 dB at each output − 26 37 mA

α

m

channel matching f = 1 kHz; Vo= 0 dB; NR off;

OUTA/OUTB

−0.5 − +0.5 dB

G

v

voltage gain (output stage) between OUT and OUTC; f = 1 kHz;

NR off

5.5 6 6.5 dB

G

mm

voltage gain mismatch
(output stage)

mismatch between OUT+ and
OUT−; f = 1 kHz; NR off

−0.5 − +0.5 dB

THD total harmonic distortion (2nd

and 3rd harmonic)

f = 1 kHz; V

o

=0dB − 0.08 0.15 %

f = 10 kHz; V

o

=6dB − 0.15 0.3 %

H

R

headroom at output VCC= 9 V; THD = 1%; f = 1 kHz 13 −−dB
signal plus noise-to-noise

ratio

internal gain 40 dB; linear;
CCIR/ARM weighted; decode mode;
see Fig.10

78 84 − dB

V

no(rms)

equivalent input noise voltage
in decode mode (RMS value)

NR off; unweighted;
f = 20 Hz to 20 kHz; R

source

=0Ω

−− 1.4 µV

PSRR power supply ripple rejection V

i(rms)

= 0.25 V; f = 1 kHz; see Fig.7

for unsymmetrical signal at OUTC

52 57 − dB

at differential OUT; note 1 49 52 − dB

f

o

frequency response
measured in encode mode;
referenced to TP

see Fig.10

V

o

= −25 dB; f = 0.2 kHz −22.9 −24.4 −25.9 dB

V

o

= 0 dB; f=1kHz −1.5 0 +1.5 dB

V

o

= −25 dB; f=1kHz −17.8 −19.3 −20.8 dB

V

o

= −25 dB; f=5kHz −18.1 −19.6 −21.1 dB

V

o

= −35 dB; f = 10 kHz −24.4 −25.9 −27.4 dB

α

cs

channel separation Vo= +10 dB; f = 1 kHz; see Fig.8 61 67 − dB

α

cc

crosstalk between active and
inactive input

NR off; f = 1 kHz; Vo= +10 dB;
see Fig.8

70 77 − dB

R

L

load resistance at each output
OUTA+, OUTA−, OUTB+ and
OUTB− (corresponds to 2 kΩ
at differential output)

AC-coupled f = 1 kHz; Vo= 12 dB;
THD=1%

10 −−kΩ

THD = 1%; note 2 1 −−kΩ

C

L

capacitive load at each output
(between OUT+ and OUT−)
and ground

C

Lmin

at each output to ground

(pins 1, 2, 31 and 32)

0.3 − 1.3 nF

G

v

voltage gain of pre-amplifier from pin INA1 or INA2 to pin EQFA

and from pin INB1 or INB2 to
pin EQFB; f = 1 kHz

29 30 31 dB

SN+

N

--------------

1996 Jun 06 7

Philips Semiconductors Preliminary specification

Dual Dolby* B-type noise reduction circuit, automatic
music search, with differential outputs and mute

TEA0678

V

I(offset)(DC)

DC input offset voltage − 2 − mV

I

i(bias)

input bias current −− 0.4 µA

R

EQ

equalization resistor 4.7 5.8 6.9 kΩ

R

I

input resistance head inputs 60 100 − kΩ

A

v

open-loop amplification pin INA1 or INA2 to pin EQA and

pin INB1 or INB2 to pin EQB

f = 10 kHz 80 86 − dB
f = 400 Hz 104 110 − dB

V

O(offset)(DC)

DC offset voltage at pins
OUT+ to OUT−

pins INA1, INA2, INB1 and INB2
connected to V

ref

−10 − +10 mV

V

mute(offset)

MUTE offset voltage at pins
OUT+ to OUT−

pins INA1, INA2, INB1 and INB2
connected to V

ref

−10 − +10 mV

V

ref

− V

OUTC

DC output offset voltage at
pins OUTCA and OUTCB

NR off; pins INA1, INA2, INB1 and
INB2 connected to V

ref

−0.15 − +0.15 V

I

O

DC output current pins INA1, INA2, INB1 and INB2

connected to V

ref

pin OUTC to ground −2 −−mA
pin OUTC to V

CC

0.3 −−mA
pin OUT± to ground −2.5 −−mA
pin OUT± to V

CC

2.5 −−mA

R

i

input resistance output stage
at pins INCA and INCB

10 16 − kΩ

Z

o

output impedance at each
output OUTA+, OUTA−,
OUTB+ and OUTB−

− 90 110 Ω

d

mute

mute depth at differential
output

NR off

f = 1 kHz −80 −−dB
f = 10 kHz −80 −−dB

AMSL AMS threshold level at

music to pause

NR off;f=10kHz; see Fig.9 −25 −22 −19 dB

AMSH AMS threshold level at

pause to music

note 3 −24 −21 −18 dB

t

d

AMS delay time range f = 10 kHz; 0 dB burst; see Table 1 − 23 to 160 − ms

t

r

AMS rise/delay time f = 10 kHz; 0 dB burst 2 − 10 ms

EMC DC offset voltage at

pins OUTA−, OUTA+,
OUTB+ and OUTB−

f = 900 MHz; V

i

=3V

(RMS)

;

see Figs 11, 12 and13

− 100 − mV

SYMBOL PARAMETER CONDITIONS MIN. TYP. MAX. UNIT

1996 Jun 06 8

Philips Semiconductors Preliminary specification

Dual Dolby* B-type noise reduction circuit, automatic
music search, with differential outputs and mute

TEA0678

Switching thresholds

NR/AMS SWITCH (PIN 3)
V

IL

LOW level input voltage NR on −0.3 − +0.8 V

I

IL

LOW level input current NR on −10 −20 −40 µA

I

i(float)

allowed floating input current pin left open-circuit; NR/AMS off −10 0 +10 µA

V

float

floating voltage pin left open-circuit; NR/AMS off − 2.4 5 V

V

IH

HIGH level input voltage AMS on 4 − 5.5 V

I

IH

HIGH level input current AMS on 10 20 40 µA
EQUALIZATION (PIN 23)
I

EQ70

floating leakage current time constant 70 µs active +0.002 −−0.15 mA
V

EQ70

floating voltage time constant 70 µs active − 4.6 5 V
I

EQ120

input current time constant 120 µs active −0.25 −−1mA
AMS OUTPUT (PIN 23)
V

OH

HIGH level output voltage music present 4 4.6 5 V
I

OH

HIGH level output current current capability +0.01 −−1mA
I

OH

HIGH level output current current capability; note 4 +0.01 −−0.15 mA
V

OL

LOW level output voltage music not present −− 0.8 V
I

OL

LOW level output current current capability −0.01 − +1 mA
MUTE SWITCH (PIN 30)
V

IL

LOW level input voltage MUTE on −0.3 − +0.8 V
I

IL

LOW level input current MUTE on −−4 −100 µA
V

IH

HIGH level input voltage MUTE off 4 − 5.5 V
I

IH

HIGH level input current MUTE off; smooth switching with a

time constant is recommended

− 10 100 µA

HEAD SWITCH (PIN 18)
V

IL

LOW level input voltage INPUT 1 on −0.3 − +0.8 V
I

IL

LOW level input current INPUT 1 on −− −100 µA
V

IH

HIGH level input voltage INPUT 2 on 4 − 5.5 V
I

IH

HIGH level input current INPUT 2 on − 30 100 µA

SYMBOL PARAMETER CONDITIONS MIN. TYP. MAX. UNIT

1996 Jun 06 9

Philips Semiconductors Preliminary specification

Dual Dolby* B-type noise reduction circuit, automatic
music search, with differential outputs and mute

TEA0678

Notes to the characteristics

1. For the signal to be doubled (+6 dB) at differential output as a function of OUTC, the signal-to-ripple ratio is improved
at differential output for approximately 3 dB.

2. By using the small load, the output voltage may be divided by −0.8 dB.

3. The high speed of the tape (FF, REW) at the tape head during AMS mode causes a transformation of level and
frequency of the originally recorded signal. It means a boost of signal level of approximately 10 dB and more for
recorded frequencies from 500 Hz up to 4 kHz. So the threshold level of −22 dB corresponds to signal levels in
PB mode of approximately −32 dB. The AMS inputs for each channel are pin SCA and pin SCB. As the frequency
spectrum is transformed by a factor of approximately 10 to 30 due to the higher tape speed in FF, REW, the
high-pass filter (4.7 nF/24 kΩ) removes the effect of offset voltages but does not affect the music search function.
In the application circuit (Fig.1) the frequency response of the system between tape heads input, e.g. pins INA2/INB2,
to the AMS input pins SCA and SCB is constant over the whole frequency range (see Fig.3). The frequency
dependence of threshold level is shown in Fig.3.

4. In AMS OFF mode, pin AMSEQ is HIGH level, the equalization time constant will be switched by pulling
approximately 200 µA out of pin AMSEQ. This means for the device connected to pin AMSEQ, a restriction of input
current at HIGH level less than 200 µA during AMS off; otherwise the switching of the time constants is disabled but
fixed at 120 µs. If the following devices, input consumes more than 200 µA, this input has to be disconnected in AMS
off mode. (To ensure switching the currents for the different switched modes are specified with a tolerance of±50 µA
in Chapter “Characteristics”.) For an application with a fixed EQ time constant of 120 µs the equalizing network may
be applied completely external. Change 8.2 kΩ resistor to 14 kΩ the internal resistor REQ= 5.8 kΩ is short-circuited
by fixing the EQ switch input at the 70 µs position (I

EQ70

).

Table 1 Blank delay time set by resistor R

t

at pin TD

RESISTOR VALUE R

t

(kΩ)

DELAY TIME t

d

TYP. (ms)

TOLERANCE

(%)

68 23 20
150 42 15
180 48 15
220 56 15
270 65 10
330 76 10
470 98 10
560 112 10
680 126 10
820 142 10

1000 160 10