Philips tda9815 DATASHEETS

INTEGRATED CIRCUITS
DATA SH EET
TDA9815
Multistandard/MAC VIF-PLL with QSS-IF and dual FM-PLL/AM demodulator
Preliminary specification Supersedes data of March 1994 File under Integrated Circuits, IC02
1995 Oct 03
Philips Semiconductors Preliminary specification
Multistandard/MAC VIF-PLL with QSS-IF and dual FM-PLL/AM demodulator
FEATURES
5 V supply voltage
Two switched VIF inputs, gain controlled wide band
VIF-amplifier (AC-coupled)
True synchronous demodulation with active carrier regeneration (very linear demodulation, good intermodulation figures, reduced harmonics, excellent pulse response)
Gated phase detector for L/L accent standard
VCO frequency switchable between L and L accent
(alignment external) picture carrier frequency
Separate video amplifier for sound trap buffering with high video bandwidth
VIF AGC detector for gain control, operating as peak sync detector for B/G, peak white detector for L and peak level for MAC (optional external AGC); signal controlled reaction time for L and MAC
Tuner AGC with adjustable takeover point (TOP)
AFC detector without extra reference circuit
AC-coupled limiter amplifier for sound intercarrier signal
with input switch for additional FM signal
Two alignment-free FM-PLL demodulators with high linearity
SIF input for single reference QSS mode (PLL controlled); SIF AGC detector for gain controlled SIF amplifier; single reference QSS mixer able to operate in high performance single reference QSS mode
AM demodulator without extra reference circuit
Stabilizer circuit for ripple rejection and to achieve
constant output signals.
TDA9815
GENERAL DESCRIPTION
The TDA9815 is an integrated circuit for multistandard vision IF signal processing (inclusive MAC) and sound AM and dual FM demodulation, with single reference QSS-IF in TV and VCR sets.
ORDERING INFORMATION
TYPE NUMBER
TDA9815 SDIP32 plastic shrink dual in-line package; 32 leads (400 mil) SOT232-1
1995 Oct 03 2
PACKAGE
NAME DESCRIPTION VERSION
Philips Semiconductors Preliminary specification
Multistandard/MAC VIF-PLL with QSS-IF
TDA9815
and dual FM-PLL/AM demodulator
QUICK REFERENCE DATA
SYMBOL PARAMETER CONDITIONS MIN. TYP. MAX. UNIT
V
P
I
P
V
i VIF(rms)
V
o CVBS(p-p)
B
3
S/N (W) weighted signal-to-noise ratio for
IM
α1.1
IM
α3.3
α
H(sup)
V
i SIF(rms)
V
o(rms)
THD total harmonic distortion 54% modulation
S/N (W) weighted signal-to-noise ratio 54% modulation
supply voltage 4.5 5 5.5 V supply current 93 109 125 mA vision IF input signal voltage
1 dB video at output 60 100 µV
sensitivity (RMS value) CVBS output signal voltage
1.7 2.0 2.3 V
(peak-to-peak value)
3 dB video bandwidth on pin CVBS B/G and L standard; CL< 20 pF; > 1kΩ; AC load
R
L
78MHz
MAC standard 11 14 MHz
56 60 dB
video intermodulation attenuation at ‘blue’ f = 1.1 MHz 58 64 dB intermodulation attenuation at ‘blue’ f = 3.3 MHz 58 64 dB suppression of harmonics in video
35 40 dB
signal sound IF input signal voltage
3 dB at intercarrier output 30 70 µV
sensitivity (RMS value) audio output signal voltage for FM
B/G standard; 54% modulation 0.5 V
(RMS value) audio output signal voltage for AM
L standard; 54% modulation 0.5 V
(RMS value)
FM 0.15 0.5 % AM 0.5 1.0 %
FM 60 dB AM 47 53 dB
1995 Oct 03 3
Philips Semiconductors Preliminary specification
Multistandard/MAC VIF-PLL with QSS-IF and dual FM-PLL/AM demodulator
BLOCK DIAGRAM
CVBS
10
i(vid)
V
2 V (p-p)
22
VIDEO
BUFFER
TDA9815
AFC
23242571928 63
AFC DETECTOR
video
1 V (p-p)
21
AND AMPLIFIER
VIDEO DEMODULATOR
AF1
15
12
SWITCH
AF AMPLIFIER AND
FM DETECTOR (PLL)
TDA9815
AF2
13
MED679 - 3
AF AMPLIFIER
FM DETECTOR (PLL)
18 16 14
ook, full pagewidth
PC
2 x f
TOP
filter
loop
AGC
tuner
BL
C
AGC
C
VIF input/
MAC
C
30
MAC switch
VCO TWD
FPLL
TUNER AND VIF-AGC
VIF AMPLIFIER
5
4
AND
INPUT SWITCH
2
1
MIXER AND
AM DEMODULATOR
SINGLE REFERENCE
SIF
AMPLIFIER
32
31
5.5
6/6.5
11 20 17
AGC
C
SIF-AGC
P
V 1/2
STABILIZER
29 27 26 9 8
INTERNAL VOLTAGE
SIF
5.74
L/L switch,
FM input switch
switch
standard
5 V
Fig.1 Block diagram.
1995 Oct 03 4
VIFB
VIFA
SIF
Philips Semiconductors Preliminary specification
Multistandard/MAC VIF-PLL with QSS-IF and dual FM-PLL/AM demodulator
PINNING
SYMBOL PIN DESCRIPTION
V
i VIF1
V
i VIF2
C
BL/MAC
V
i VIF3
V
i VIF4
TADJ 6 tuner AGC takeover adjust (TOP) T
PLL
C
SAGC
STD 9 standard switch V
o CVBS
FMLSWI 11 FM input select and L/L accent
V
o AF1
V
o AF2
C
DEC2
C
DEC1
V
i FM2
V
i FM1
V
i FM3
TAGC 19 tuner AGC output V
o QSS
V
o(vid)
V
i(vid)
AFC 23 AFC output VCO1 24 VCO1 reference circuit for 2f VCO2 25 VCO2 reference circuit for 2f C
ref
GND 27 ground C
VAGC
V
P
INSWI 30 VIF input switch V
i SIF1
V
i SIF2
1 VIF differential input signal voltage 1 2 VIF differential input signal voltage 2 3 black level detector/MAC capacitor 4 VIF differential input signal voltage 3 5 VIF differential input signal voltage 4
7 PLL loop filter 8 SIF AGC capacitor
10 CVBS output signal voltage
switch 12 audio voltage frequency output 1 13 audio voltage frequency output 2 14 decoupling capacitor 2 15 decoupling capacitor 1 16 sound intercarrier input voltage 2 17 sound intercarrier input voltage 1 18 sound intercarrier input voltage 3
20 single reference QSS output voltage 21 composite video output voltage 22 video buffer input voltage
PC PC
261⁄2VP reference capacitor
28 VIF AGC capacitor 29 supply voltage
31 SIF differential input signal voltage 1 32 SIF differential input signal voltage 2
handbook, halfpage
V V
C
BL/MAC
V V
C
V
o CVBS
FMLSWI
V V C C
V
i VIF1 i VIF2
i VIF3 i VIF4
TADJ
T
PLL
SAGC
STD
o AF1 o AF2 DEC2 DEC1 i FM2
1 2 3 4 5 6 7 8
9 10 11 12 13 14 15 16
TDA9815
Fig.2 Pin configuration.
MED680
TDA9815
V
32
i SIF2
V
31
i SIF1
30
INSWI V
29
P
C
28
VAGC
GND
27
C
26
ref
VCO2
25
VCO1
24
AFC
23
V
22
i(vid)
V
21
o(vid)
V
20
o QSS
TAGC
19
V
18
i FM3
V
17
i FM1
1995 Oct 03 5
Philips Semiconductors Preliminary specification
Multistandard/MAC VIF-PLL with QSS-IF and dual FM-PLL/AM demodulator
FUNCTIONAL DESCRIPTION Vision IF amplifier and input switch
The vision IF amplifier consists of three AC-coupled differential amplifier stages. Each differential stage comprises a feedback network controlled by emitter degeneration. The first differential stage is extended by two pairs of emitter followers to provide two IF input channels. The VIF input can be selected by pin 30.
Tuner and VIF AGC
The AGC capacitor voltage is transferred to an internal IF control signal, and is fed to the tuner AGC to generate the tuner AGC output current (open-collector output). The tuner AGC takeover point can be adjusted. This allows the tuner and the SWIF filter to be matched to achieve the optimum IF input level.
The AGC detector charges/discharges the AGC capacitor to the required voltage for setting of VIF and tuner gain in order to keep the video signal at a constant level. Therefore for negative video modulation the sync level and for positive video modulation the peak white level of the video signal is detected. In order to reduce the reaction time for positive (or MAC) modulation, where a very large time constant is needed, an additional level detector increases the discharging current of the AGC capacitor (fast mode) in the event of a decreasing VIF amplitude step. The additional level information is given by the black-level detector voltage.
Frequency Phase Locked Loop detector (FPLL)
The VIF-amplifier output signal is fed into a frequency detector and into a phase detector via a limiting amplifier. During acquisition the frequency detector produces a DC current proportional to the frequency difference between the input and the VCO signal. After frequency lock-in the phase detector produces a DC current proportional to the phase difference between the VCO and the input signal. The DC current of either frequency detector or phase detector is converted into a DC voltage via the loop filter, which controls the VCO frequency. In the event of positive modulated signals the phase detector is gated by composite sync in order to avoid signal distortion for overmodulated VIF signals.
VCO, Travelling Wave Divider (TWD) and AFC
The VCO operates with a resonance circuit (with L and C in parallel) at double the PC frequency. The VCO is controlled by two integrated variable capacitors. The control voltage required to tune the VCO from its
TDA9815
free-running frequency to actually double the PC frequency is generated by the frequency-phase detector and fed via the loop filter to the first variable capacitor (FPLL). This control voltage is amplified and additionally converted into a current which represents the AFC output signal. The VCO centre frequency can be decreased (required for L accent standard) by activating an additional internal capacitor. This is achieved by using the L accent switch. In this event the second variable capacitor can be controlled by a variable resistor at the L accent switch for setting the VCO centre frequency to the required L accent value. At centre frequency the AFC output current is equal to zero.
The oscillator signal is divided-by-two with a TWD which generates two differential output signals with a 90 degree phase difference independent of the frequency.
Video demodulator and amplifier
The video demodulator is realized by a multiplier which is designed for low distortion and large bandwidth. The vision IF input signal is multiplied with the ‘in phase’ signal of the travelling wave divider output. In the demodulator stage the video signal polarity can be switched in accordance with the TV standard.
The demodulator output signal is fed via an integrated low-pass filter for attenuation of the carrier harmonics to the video amplifier. The video amplifier is realized by an operational amplifier with internal feedback and high bandwidth. A low-pass filter is integrated to achieve an attenuation of the carrier harmonics for B/G and L standard. The standard dependent level shift in this stage delivers the same sync level for positive and negative modulation. The video output signal is 1 V (p-p) for nominal vision IF modulation.
Video buffer
For an easy adaption of the sound traps an operational amplifier with internal feedback is used in the event of B/G and L standard. This amplifier is featured with a high bandwidth and 7 dB gain. The input impedance is adapted for operating in combination with ceramic sound traps. The output stage delivers a nominal 2 V (p-p) positive video signal. Noise clipping is provided.
For MAC standard a second buffer amplifier with 6 dB gain is used. This buffer amplifier is selected by the standard switch.
1995 Oct 03 6
Philips Semiconductors Preliminary specification
Multistandard/MAC VIF-PLL with QSS-IF and dual FM-PLL/AM demodulator
SIF amplifier and AGC
The sound IF amplifier consists of two AC-coupled differential amplifier stages. Each differential stage comprises a controlled feedback network provided by emitter degeneration.
The SIF AGC detector is related to the SIF input signals (average level of AM or FM carriers) and controls the SIF amplifier to provide a constant SIF signal to the AM demodulator and single reference QSS mixer. The SIF AGC reaction time is set to ‘slow’ for nominal video conditions. But with a decreasing VIF amplitude step the SIF AGC is set to ‘fast’ mode controlled by the VIF AGC detector. In FM mode this reaction time is also set to ‘fast’ controlled by the standard switch.
Single reference QSS mixer
The single reference QSS mixer is realized by a multiplier. The SIF amplifier output signal is fed to the single reference QSS mixer and converted to intercarrier frequency by the regenerated picture carrier (VCO). The mixer output signal is fed via a high-pass for attenuation of the video signal components to the output pin 20. With this system a high performance hi-fi stereo sound processing can be achieved.
AM demodulator
The AM demodulator is realized by a multiplier. The modulated SIF amplifier output signal is multiplied in phase with the limited (AM is removed) SIF amplifier output signal. The demodulator output signal is fed via an integrated low-pass filter for attenuation of the carrier harmonics to the AF amplifier.
FM detectors
Each FM detector consists of a limiter, an FM-PLL and an AF amplifier. The limiter provides the amplification and limitation of the FM sound intercarrier signal before demodulation. The result is high sensitivity and AM suppression. The amplifier consists of 7 stages which are internally AC-coupled in order to minimize the DC offset and to save pins for DC decoupling.
At the input of one limiter a signal switch is available for selecting one of the two intercarrier signals. Controlled by the voltage at pin 11, either the input pin 17 or pin 18 is active for handling different intercarrier frequencies.
The other limiter is extended with an additional level detector consisting of a rectifier and a comparator. By means of this the AF2 signal is set to mute and the PLL VCO is switched off, if the intercarrier signal at pin 16
TDA9815
is below 1 mV (RMS) in order to avoid false identification of a stereo decoder. Note that noise at pin 16 disables the mute state (at low SIF input signal), but this will not lead to false identification. This ‘auto-mute’ function can be disabled by connecting a 5.6 k resistor from pin 16 to V (see Fig.13).
Furthermore the AF output signals can be muted by connecting a resistor between the limiter inputs pin 16 or pin 17 and ground.
The FM-PLL consists of an integrated relaxation oscillator, an integrated loop filter and a phase detector. The oscillator is locked to the FM intercarrier signal, output from the limiter. As a result of locking, the oscillator frequency tracks with the modulation of the input signal and the oscillator control voltage is superimposed by the AF voltage. The FM-PLL operates as an FM-demodulator.
The AF amplifier consists of two parts:
1. The AF preamplifier for FM sound is an operational amplifier with internal feedback, high gain and high common mode rejection. The AF voltage from the PLL demodulator, by principle a small output signal, is amplified by approximately 33 dB. The low-pass characteristic of the amplifier reduces the harmonics of the intercarrier signal at the sound output terminal. An additional DC control circuit is implemented to keep the DC level constant, independent of process spread.
2. The AF output amplifier (10 dB) provides the required output level by a rail-to-rail output stage. This amplifier makes use of an input selector for switching to AM/FM or mute state, controlled by the standard switching voltage and the mute switching voltage.
1
Internal voltage stabilizer and
The bandgap circuit internally generates a voltage of approximately 1.25 V, independent of supply voltage and temperature. A voltage regulator circuit, connected to this voltage, produces a constant voltage of 3.6 V which is used as an internal reference voltage.
For all audio output signals the constant reference voltage cannot be used because large output signals are required. Therefore these signals refer to half the supply voltage to achieve a symmetrical headroom, especially for the rail-to-rail output stage. For ripple and noise attenuation
1
the
⁄2VP voltage has to be filtered via a low-pass filter by
using an external capacitor together with an integrated resistor (fg= 5 Hz). For a fast setting to 1⁄2VP an internal start-up circuit is added.
⁄2VP-reference
P
1995 Oct 03 7
Philips Semiconductors Preliminary specification
Multistandard/MAC VIF-PLL with QSS-IF
TDA9815
and dual FM-PLL/AM demodulator
LIMITING VALUES
In accordance with the Absolute Maximum Rating System (IEC 134).
SYMBOL PARAMETER CONDITIONS MIN. MAX. UNIT
V
P
V
i
t
s(max)
V
19
T
stg
T
amb
V
es
Notes
1. I
P
2. Machine model class B.
supply voltage (pin 29) maximum chip temperature of
0 7.0 V
125 °C; note 1
voltage at pins 1 to 9, 11 to 19, 22, 23
0V
and 26 to 32 maximum short-circuit time 10 s tuner AGC output voltage 0 13.2 V storage temperature 25 +150 °C operating ambient temperature 20 +70 °C electrostatic handling voltage note 2 300 +300 V
= 125 mA; T
=70°C; R
amb
th j-a
= 60 K/W.
P
V
THERMAL CHARACTERISTICS
SYMBOL PARAMETER VALUE UNIT
R
th j-a
thermal resistance from junction to ambient in free air 60 K/W
1995 Oct 03 8
Philips Semiconductors Preliminary specification
Multistandard/MAC VIF-PLL with QSS-IF
TDA9815
and dual FM-PLL/AM demodulator
CHARACTERISTICS
VP=5V; T (sync-level for B/G, peak white level for L, peak level for MAC); video modulation DSB; residual carrier B/G and MAC: 10%; L = 3%; video signal in accordance with unless otherwise specified.
SYMBOL PARAMETER CONDITIONS MIN. TYP. MAX. UNIT
Supply (pin 29)
V
P
I
P
Vision IF amplifier (pins 1, 2, 4 and 5)
V
i VIF(rms)
V
i max(rms)
V
o(int)
G
IFcr
R
i(diff)
C
i(diff)
V
1,2,4,5
R
i
V
1,2,4,5
α
ct IF
=25°C; see Table 1 for input frequencies and level; input level V
amb
“CCIR, line 17”
; measurements taken in Fig.13;
i IF 1,2, 3, 4
= 10 mV RMS value
supply voltage note 1 4.5 5 5.5 V supply current 93 109 125 mA
input signal voltage sensitivity (RMS value)
maximum input signal voltage (RMS value)
internal IF amplitude difference between picture and sound carrier
B/G standard;
60 100 µV
1 dB video at output
B/G standard;
120 200 mV
+1 dB video at output within AGC range
B/G standard; f = 5.5 MHz 0.7 1 dB
MAC standard; f = 8.4 MHz 1.0 1.3 dB IF gain control range see Fig.3 65 70 dB differential input resistance note 2; activated input 1.7 2.2 2.7 k differential input capacitance note 2; activated input 1.2 1.7 2.5 pF DC input voltage note 2; activated input 3.4 V input resistance to ground note 2; not activated input 1.1 k DC input voltage note 2; not activated input 0.2 V crosstalk attenuation of IF
notes 2 and 3 55 60 dB input switch at pins 1, 2, 4 and 5
True synchronous video demodulator; note 4 f
VCO(max)
maximum oscillator
f=2f
PC
frequency for carrier regeneration
/T oscillator drift as a function
f
osc
of temperature
V
0 ref(rms)
oscillator voltage swing at
oscillator is free-running;
I
= 0; note 5
AFC
pins 24 and 25 (RMS value)
f
PC CR
picture carrier capture range B/G, L and MAC standard ±1.5 ±2.0 MHz
L accent standard;
= 33.9 MHz;
f
PC
R11= 5.6 k
Qf
PC(fr)
f
PC(alg)CR
picture carrier frequency (free-running) accuracy
L accent alignment
L accent standard;
fPC= 33.9 MHz; R11= 5.6 k
I
=0 ±400 ±600 kHz
AFC
frequency range
t
acq
acquisition time BL = 180 kHz; note 6 −−30 ms
1995 Oct 03 9
125 130 MHz
−−±20 ppm/K
70 100 130 mV
±1.0 ±1.3 MHz
−±200 ±400 kHz
Loading...
+ 21 hidden pages