Philips TDA9811-V4, TDA9811-V3 Datasheet

DATA SH EET
Product specification Supersedes data of 1995 Oct 03 File under Integrated Circuits, IC02
1998 Feb 09
INTEGRATED CIRCUITS
TDA9811
1998 Feb 09 2
Philips Semiconductors Product specification
Multistandard VIF-PLL with QSS-IF and AM demodulator
TDA9811
FEATURES
5 V supply voltage
Two switched VIF inputs, gain controlled wide band
VIF-amplifier (AC-coupled)
True synchronous demodulation with active carrier regeneration (very linear demodulation, good intermodulation figures, reduced harmonics, excellent pulse response)
Robustness for over-modulation better than 105% due to gated phase detector at L/L accent standard
VCO frequency switchable between L and L accent (alignment external) picture carrier frequency
Separate video amplifier for sound trap buffering with high video bandwidth
VIF-AGC detector for gain control, operating as peak sync detector for B/G and peak white detector for L (optional external AGC); signal controlled reaction time for L
Tuner AGC with adjustable takeover point (TOP)
AFC detector without extra reference circuit
SIF input for single reference QSS mode (PLL
controlled); SIF AGC detector for gain controlled SIF amplifier; single reference QSS mixer able to operate in high performance single reference QSS mode
AM demodulator without extra reference circuit
AM mute (especially for NICAM)
Stabilizer circuit for ripple rejection and to achieve
constant output signals
ESD protection for all pins.
GENERAL DESCRIPTION
The TDA9811 is an integrated circuit for multistandard vision IF signal processing and sound AM, with single reference QSS-IF in TV and VCR sets.
ORDERING INFORMATION
TYPE NUMBER
PACKAGE
NAME DESCRIPTION VERSION
TDA9811 SDIP32 plastic shrink dual in-line package; 32 leads (400 mil) SOT232-1
1998 Feb 09 3
Philips Semiconductors Product specification
Multistandard VIF-PLL with QSS-IF and AM demodulator
TDA9811
QUICK REFERENCE DATA
SYMBOL PARAMETER CONDITIONS MIN. TYP. MAX. UNIT
V
P
supply voltage 4.5 5 5.5 V
I
P
supply current 93 109 125 mA
V
i VIF(rms)
vision IF input signal voltage sensitivity (RMS value)
1 dB video at output 60 100 µV
V
o CVBS(p-p)
CVBS output signal voltage (peak-to-peak value)
1.7 2.0 2.3 V
B
3
3 dB video bandwidth on pin CVBS B/G and L standard;
C
L
< 20 pF; RL> 1kΩ; AC load
78MHz
S/N (W) weighted signal-to-noise ratio for video 56 60 dB IM
α1.1
intermodulation attenuation at ‘blue’ f = 1.1 MHz 58 64 dB
IM
α3.3
intermodulation attenuation at ‘blue’ f = 3.3 MHz 58 64 dB
α
H(sup)
suppression of harmonics in video signal
35 40 dB
V
i SIF(rms)
sound IF input signal voltage sensitivity (RMS value)
3 dB at intercarrier output 30 70 µV
V
o(rms)
audio output signal voltage (RMS value)
L standard; 54% modulation 0.5 V
THD total harmonic distortion L standard; 54% modulation 0.5 1.0 % S/N (W) weighted signal-to-noise ratio L standard; 54% modulation 47 53 dB
1998 Feb 09 4
Philips Semiconductors Product specification
Multistandard VIF-PLL with QSS-IF and
AM demodulator
TDA9811
This text is here in white to force landscape pages to be rotated correctly when browsing through the pdf in the Acrobat reader.This text is here in
_white to force landscape pages to be rotated correctly when browsing through the pdf in the Acrobat reader.This text is here inThis text is here in
white to force landscape pages to be rotated correctly when browsing through the pdf in the Acrobat reader. white to force landscape pages to be ...
BLOCK DIAGRAM
Fig.1 Block diagram.
b
ook, full pagewidth
SINGLE REFERENCE
MIXER AND
AM DEMODULATOR
VCO TWD
AFC DETECTOR
TUNER AND VIF-AGC
VIF input switch
FPLL
VIDEO DEMODULATOR
AND AMPLIFIER
SIF
AMPLIFIER
SIF-AGC
INTERNAL VOLTAGE
STABILIZER
VIF AMPLIFIER
AND
INPUT SWITCH
SIF
VIFB
VIFA
TDA9811
29 27 26 9 8
10
21
22
12
2324257192830 63
5 4
2 1 32 31
5 V
VP1/2
C
SAGC
standard
switch
20
17
13 14
AF AMPLIFIER
AND SWITCH
AF/AM
n.c. n.c.
1811
n.c.16n.c.15n.c.
VIDEO
BUFFER
CVBS
2 V (p-p)
video
1 V (p-p)
AFC
2 x f
PC tuner AGC
loop filter
TOP
C
VAGC
C
BL
MHA046
mute switch, AM
(2nd SIF)
V
o QSS
L/L accent
switch
V
i(vid)
1998 Feb 09 5
Philips Semiconductors Product specification
Multistandard VIF-PLL with QSS-IF and AM demodulator
TDA9811
PINNING
SYMBOL PIN DESCRIPTION
V
i VIF1
1 VIF differential input signal voltage 1
V
i VIF2
2 VIF differential input signal voltage 2
C
BL
3 black level detector
V
i VIF3
4 VIF differential input signal voltage 3
V
i VIF4
5 VIF differential input signal voltage 4 TADJ 6 tuner AGC takeover adjust (TOP) T
PLL
7 PLL loop filter C
SAGC
8 SIF AGC capacitor STD 9 standard switch V
o CVBS
10 CVBS output signal voltage LSWI 11 L/L accent switch V
oAF
12 AM audio voltage frequency output n.c. 13 not connected n.c. 14 not connected n.c. 15 not connected n.c. 16 not connected MUTE 17 AM mute n.c. 18 not connected TAGC 19 tuner AGC output V
o QSS
20 single reference QSS output voltage V
o(vid)
21 composite video output voltage V
i(vid)
22 video buffer input voltage AFC 23 AFC output VCO1 24 VCO1 reference circuit for 2f
PC
VCO2 25 VCO2 reference circuit for 2f
PC
C
ref
261⁄2VP reference capacitor GND 27 ground C
VAGC
28 VIF-AGC capacitor V
P
29 supply voltage INSWI 30 VIF input switch V
i SIF1
31 SIF differential input signal voltage 1 V
i SIF2
32 SIF differential input signal voltage 2
Fig.2 Pin configuration.
handbook, halfpage
TDA9811
MHA047
1 2 3 4 5 6 7 8
9 10 11 12 13 14 15 16
32 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17
V V
C
TADJ
T
C
STD
V
LSWI
V
n.c.
n.c.
n.c.
n.c.
V V
V C
GND
INSWI
C
VCO2 VCO1 AFC
V V V
TAGC n.c.
o AF
o CVBS
SAGC
PLL
BL
i VIF2
i VIF1
V V
i VIF4
i VIF3
P
i SIF1
i SIF2
VAGC
ref
MUTE
o QSS
o(vid)
i(vid)
1998 Feb 09 6
Philips Semiconductors Product specification
Multistandard VIF-PLL with QSS-IF and AM demodulator
TDA9811
FUNCTIONAL DESCRIPTION
The integrated circuit comprises the functional blocks as shown in Fig.1:
Vision IF amplifier and input switch
Tuner and VIF-AGC
Frequency Phase Locked Loop detector (FPLL)
VCO, Travelling Wave Divider (TWD) and AFC
Video demodulator and amplifier
Video buffer
SIF amplifier and AGC
Single reference QSS mixer
AM demodulator
Internal voltage stabilizer and
1
⁄2VP-reference.
Vision IF amplifier and input switch
The vision IF amplifier consists of three AC-coupled differential amplifier stages. Each differential stage comprises a feedback network controlled by emitter degeneration. The first differential stage is extended by two pairs of emitter followers to provide two IF input channels. The VIF input can be selected by pin 30.
Tuner and VIF-AGC
The AGC capacitor voltage is transferred to an internal IF control signal, and is fed to the tuner AGC to generate the tuner AGC output current (open-collector output). The tuner AGC takeover point can be adjusted. This allows the tuner and the SAW filter to be matched to achieve the optimum IF input level.
The AGC detector charges/discharges the AGC capacitor to the required voltage for setting of VIF and tuner gain in order to keep the video signal at a constant level. Therefore for negative video modulation the sync level and for positive video modulation the peak white level of the video signal is detected. In order to reduce the reaction time for positive modulation, where a very large time constant is needed, an additional level detector increases the discharging current of the AGC capacitor (fast mode) in the event of a decreasing VIF amplitude step. The additional level information is given by the black level detector voltage.
Frequency Phase Locked Loop detector (FPLL)
The VIF-amplifier output signal is fed into a frequency detector and into a phase detector via a limiting amplifier. During acquisition the frequency detector produces a DC current proportional to the frequency difference between
the input and the VCO signal. After frequency lock-in the phase detector produces a DC current proportional to the phase difference between the VCO and the input signal. The DC current of either frequency detector or phase detector is converted into a DC voltage via the loop filter, which controls the VCO frequency. In the event of positive modulated signals the phase detector is gated by composite sync in order to avoid signal distortion for overmodulated VIF signals.
VCO, Travelling Wave Divider (TWD) and AFC
The VCO operates with a resonance circuit (with L and C in parallel) at double the PC frequency. The VCO is controlled by two integrated variable capacitors. The control voltage required to tune the VCO from its free-running frequency to actually double the PC frequency is generated by the frequency-phase detector (FPLL) and fed via the loop filter to the first variable capacitor. This control voltage is amplified and additionally converted into a current which represents the AFC output signal. The VCO centre frequency can be decreased (required for L accent standard) by activating an additional internal capacitor. This is achieved by using the L accent switch. In this event the second variable capacitor can be controlled by a variable resistor at the L accent switch for setting the VCO centre frequency to the required L accent value. At centre frequency the AFC output current is equal to zero.
The oscillator signal is divided-by-two with a TWD which generates two differential output signals with a 90 degree phase difference independent of the frequency.
Video demodulator and amplifier
The video demodulator is realized by a multiplier which is designed for low distortion and large bandwidth. The vision IF input signal is multiplied with the ‘in phase’ signal of the travelling wave divider output. In the demodulator stage the video signal polarity can be switched in accordance with the TV standard.
The demodulator output signal is fed via an integrated low-pass filter for attenuation of the carrier harmonics to the video amplifier. The video amplifier is realized by an operational amplifier with internal feedback and high bandwidth. A low-pass filter is integrated to achieve an attenuation of the carrier harmonics for B/G and L standard. The standard dependent level shift in this stage delivers the same sync level for positive and negative modulation. The video output signal is 1 V (p-p) for nominal vision IF modulation.
1998 Feb 09 7
Philips Semiconductors Product specification
Multistandard VIF-PLL with QSS-IF and AM demodulator
TDA9811
Video buffer
For an easy adaption of the sound traps an operational amplifier with internal feedback is used in the event of B/G and L standard. This amplifier is featured with a high bandwidth and 7 dB gain. The input impedance is adapted for operating in combination with ceramic sound traps. The output stage delivers a nominal 2 V (p-p) positive video signal. Noise clipping is provided.
SIF amplifier and AGC
The sound IF amplifier consists of two AC-coupled differential amplifier stages. Each differential stage comprises a controlled feedback network provided by emitter degeneration.
The SIF AGC detector is related to the SIF input signals (average level of AM or FM carriers) and controls the SIF amplifier to provide a constant SIF signal to the AM demodulator and single reference QSS mixer. The SIF AGC reaction time is set to ‘slow’ for nominal video conditions. But with a decreasing VIF amplitude step the SIF AGC is set to ‘fast’ mode controlled by the VIF-AGC detector. In FM mode this reaction time is also set to ‘fast’ controlled by the standard switch.
Single reference QSS mixer
The single reference QSS mixer is realized by a multiplier. The SIF amplifier output signal is fed to the single reference QSS mixer and converted to intercarrier frequency by the regenerated picture carrier (VCO). The mixer output signal is fed via a high-pass for attenuation of the video signal components to the output pin 20. With this system a high performance hi-fi stereo sound processing can be achieved.
AM demodulator
The AM demodulator is realized by a multiplier. The modulated SIF amplifier output signal is multiplied in phase with the limited (AM is removed) SIF amplifier output signal. The demodulator output signal is fed via an integrated low-pass filter for attenuation of the carrier harmonics to the AF amplifier.
Internal voltage stabilizer and
1
⁄2VP-reference
The bandgap circuit internally generates a voltage of approximately 1.25 V, independent of supply voltage and temperature. A voltage regulator circuit, connected to this voltage, produces a constant voltage of 3.6 V which is used as an internal reference voltage.
For the audio output signal the constant reference voltage cannot be used because large output signals are required. Therefore this signal refers to half the supply voltage to achieve a symmetrical headroom. For ripple and noise attenuation the
1
⁄2VP voltage has to be filtered via a
low-pass filter by using an external capacitor together with an integrated resistor (fg= 5 Hz). For a fast setting to 1⁄2V
P
an internal start-up circuit is added.
1998 Feb 09 8
Philips Semiconductors Product specification
Multistandard VIF-PLL with QSS-IF and AM demodulator
TDA9811
LIMITING VALUES
In accordance with the Absolute Maximum Rating System (IEC 134).
Notes
1. I
P
= 125 mA; T
amb
=70°C; R
th(j-a)
= 60 K/W.
2. Machine model class B (L = 2.5 µH).
THERMAL CHARACTERISTICS
SYMBOL PARAMETER CONDITIONS MIN. MAX. UNIT
V
P
supply voltage (pin 29) maximum chip temperature
of 125 °C; note 1
0 7.0 V
V
i
voltage at pins 1 to 9, 1 1, 12, 19, 22, 23 and 26 to 32
0V
P
V
t
s(max)
maximum short-circuit time 10 s
V
19
tuner AGC output voltage 0 13.2 V
T
stg
storage temperature 25 +150 °C
T
amb
operating ambient temperature 20 +70 °C
V
es
electrostatic handling voltage note 2 300 +300 V
SYMBOL PARAMETER CONDITIONS VALUE UNIT
R
th(j-a)
thermal resistance from junction to ambient in free air 60 K/W
1998 Feb 09 9
Philips Semiconductors Product specification
Multistandard VIF-PLL with QSS-IF and AM demodulator
TDA9811
CHARACTERISTICS
VP=5V; T
amb
=25°C; see Table 1 for input frequencies and carrier ratios; input level V
i IF 1-2, 4-5
= 10 mV RMS value (sync-level for B/G, peak white level for L); video modulation DSB; residual carrier B/G: 10%; L = 3%; video signal in accordance with
“CCIR, line 17”
; measurements taken in Fig.13; unless otherwise specified.
SYMBOL PARAMETER CONDITIONS MIN. TYP. MAX. UNIT
Supply (pin 29)
V
P
supply voltage note 1 4.5 5 5.5 V
I
P
supply current 93 109 125 mA
Vision IF amplifier (pins 1, 2, 4 and 5)
V
i VIF(rms)
input signal voltage sensitivity (RMS value)
B/G standard;
1 dB video at output
60 100 µV
V
i max(rms)
maximum input signal voltage (RMS value)
B/G standard; +1 dB video at output
120 200 mV
V
o(int)
internal IF amplitude difference between picture and sound carrier
within AGC range; B/G standard; f = 5.5 MHz
0.7 1 dB
G
IFcr
IF gain control range see Fig.3 65 70 dB
R
i(diff)
differential input resistance note 2; activated input 1.7 2.2 2.7 k
C
i(diff)
differential input capacitance note 2; activated input 1.2 1.7 2.5 pF
V
1,2,4,5
DC input voltage note 2; activated input 3.4 V
R
i
input resistance to ground note 2; not activated input 1.1 k
V
1,2,4,5
DC input voltage note 2; not activated input 0.2 V
α
ct IF
crosstalk attenuation of IF input switch at pins 1, 2, 4 and 5
notes 2 and 3 55 60 dB
True synchronous video demodulator; note 4 f
VCO(max)
maximum oscillator frequency for carrier regeneration
f=2f
PC
125 130 MHz
f
osc
/T oscillator drift as a function
of temperature
oscillator is free-running; I
AFC
= 0; note 5
−−±20 × 106K
1
V
0 ref(rms)
oscillator voltage swing at pins 24 and 25 (RMS value)
70 100 130 mV
f
PC CR
picture carrier capture range B/G and L standard ±1.4 ±1.8 MHz
L accent standard; f
PC
= 33.9 MHz; R11= 5.6 k
±0.9 ±1.2 MHz
Qf
PC(fr)
picture carrier frequency (free-running) accuracy
L accent standard; fPC= 33.9 MHz; R11= 5.6 k
−±200 ±400 kHz
f
PC(alg)CR
L accent alignment frequency range
I
AFC
=0 ±400 ±600 kHz
t
acq
acquisition time BL = 75 kHz; note 6 −−30 ms
V
i VIF(rms)
VIF input signal voltage sensitivity for PLL to be locked (RMS value; pins 1, 2, 4 and 5)
maximum IF gain; note 7 30 70 µV
1998 Feb 09 10
Philips Semiconductors Product specification
Multistandard VIF-PLL with QSS-IF and AM demodulator
TDA9811
Composite video amplifier (pin 21; sound carrier off)
V
o video(p-p)
output signal voltage (peak-to-peak value)
see Fig.8 0.88 1.0 1.12 V
V/S ratio between video
(black-to-white) and sync level
1.9 2.33 3.0
V
o(video)
output signal voltage difference
difference between B/G and L standard
−−±12 %
V
21(sync)
sync voltage level B/G and L standard 1.5 V
V
21(clu)
upper video clipping voltage level
VP− 1.1 VP− 1 V
V
21(cll)
lower video clipping voltage level
0.7 0.9 V
R
o,21
output resistance note 2 −−10
I
int 21
internal DC bias current for emitter-follower
2.2 3.0 mA
I
21 max(sink)
maximum AC and DC output sink current
1.6 −− mA
I
21 max(source)
maximum AC and DC output source current
2.9 −− mA
B
1
1 dB video bandwidth B/G and L standard;
CL< 50 pF; RL> 1kΩ; AC load
56 MHz
B
3
3 dB video bandwidth B/G and L standard;
CL< 50 pF; RL> 1kΩ; AC load
78 MHz
α
H(sup)
suppression of video signal harmonics
CL< 50 pF; RL> 1kΩ; AC load; note 8a
35 40 dB
PSRR power supply ripple rejection
at pin 21
video signal; grey level; see Fig.11
B/G standard 32 35 dB L standard 26 30 dB
CVBS buffer amplifier (only) and noise clipper (pins 10 and 22)
R
i,22
input resistance note 2 2.6 3.3 4.0 k
C
i,22
input capacitance note 2 1.4 2 3.0 pF
V
I,22
DC input voltage 1.4 1.7 2.0 V
G
v
voltage gain B/G and L standard; note 9 6.5 7 7.5 dB
V
10(clu)
upper video clipping voltage level
3.9 4.0 V
V
10(cll)
lower video clipping voltage level
1.0 1.1 V
R
o,10
output resistance note 2 −−10
I
int 10
DC internal bias current for emitter-follower
2.0 2.5 mA
SYMBOL PARAMETER CONDITIONS MIN. TYP. MAX. UNIT
1998 Feb 09 11
Philips Semiconductors Product specification
Multistandard VIF-PLL with QSS-IF and AM demodulator
TDA9811
I
o,10 max(sink)
maximum AC and DC output sink current
1.4 −− mA
I
o,10 max(source)
maximum AC and DC output source current
2.4 −− mA
B
1
1 dB video bandwidth B/G and L standard;
CL< 20 pF; RL> 1kΩ; AC load
8.4 11 MHz
B
3
3 dB video bandwidth B/G and L standard;
CL< 20 pF; RL> 1kΩ; AC load
11 14 MHz
Measurements from IF input to CVBS output (pin 10; 330 between pins 21 and 22, sound carrier off)
V
o CVBS(p-p)
CVBS output signal voltage on pin 10 (peak-to-peak value)
note 9 1.7 2.0 2.3 V
V
o CVBS(sync)
sync voltage level B/G standard 1.35 V
L standard 1.35 V
V
o
deviation of CVBS output signal voltage at B/G
50 dB gain control −−0.5 dB 30 dB gain control −−0.1 dB
V
o(blB/G)
black level tilt in B/G standard
gain variation; note 10 −−1%
V
o(blL)
black level tilt for worst case in L standard
picture carrier modulated by test line (VITS) only; gain variation; note 10
−−1.9 %
G
diff
differential gain
“CCIR, line 330”
25 %
ϕ
diff
differential phase
“CCIR, line 330”
1 2 deg
B
1
1 dB video bandwidth CL< 20 pF; RL> 1kΩ;
AC load; B/G and L standard
56 MHz
B
3
3 dB video bandwidth CL< 20 pF; RL> 1kΩ;
AC load; B/G and L standard
78 MHz
S/N (W) weighted signal-to-noise
ratio
see Fig.5 and note 11 56 60 dB
S/N unweighted signal-to-noise
ratio
see Fig.5 and note 11 49 53 dB
IMα
1.1
intermodulation attenuation at ‘blue’
f = 1.1 MHz; see Fig.6 and note 12
58 64 dB
intermodulation attenuation at ‘yellow’
f = 1.1 MHz; see Fig.6 and note 12
60 66 dB
IMα
3.3
intermodulation attenuation at ‘blue’
f = 3.3 MHz; see Fig.6 and note 12
58 64 dB
intermodulation attenuation at ‘yellow’
f = 3.3 MHz; see Fig.6 and note 12
59 65 dB
α
pc(rms)
residual picture carrier (RMS value)
fundamental wave and harmonics; B/G and L standard
25 mV
SYMBOL PARAMETER CONDITIONS MIN. TYP. MAX. UNIT
Loading...
+ 25 hidden pages