Philips saa55xx DATASHEETS

INTEGRATED CIRCUITS

DATA SH EET

SAA55xx

TV microcontrollers with Closed Captioning (CC) and On-Screen Display (OSD)

Preliminary speciﬁcation Supersedes data of 1999 Aug 02 File under Integrated Circuits, IC02

2000 Feb 23

Philips Semiconductors Preliminary speciﬁcation

TV microcontrollers with Closed Captioning (CC) and On-Screen Display (OSD)

1 FEATURES 2 GENERAL DESCRIPTION 3 QUICK REFERENCE DATA 4 ORDERING INFORMATION 5 BLOCK DIAGRAM 6 PINNING INFORMATION

6.1 Pinning

6.2 Pin description 7 MICROCONTROLLER

7.1 Microcontroller features 8 MEMORY ORGANIZATION

8.1 ROM bank switching

8.2 RAM organisation

8.3 Data memory

8.4 SFR memory

8.5 Character set feature bits

8.6 External (auxiliary) memory 9 REDUCED POWER MODES

9.1 Idle mode

9.2 Power-down mode

9.3 Standby mode 10 I/O FACILITY

10.1 I/O ports

10.2 Port type

10.3 Port alternative functions

10.4 LED support 11 INTERRUPT SYSTEM

11.1 Interrupt enable structure

11.2 Interrupt enable priority

11.3 Interrupt vector address

11.4 Level/edge interrupt 12 TIMER/COUNTER 13 WATCHDOG TIMER

13.1 Watchdog Timer operation 14 PULSE WIDTH MODULATORS

14.1 PWM control

14.2 Tuning Pulse Width Modulator (TPWM)

14.3 TPWM control

14.4 Software ADC (SAD) 15 I2C-BUS SERIAL I/O

15.1 I2C-bus port selection 16 MEMORY INTERFACE

16.1 Memory structure

16.2 Memory mapping

16.3 Addressing memory

16.4 Page clearing 17 DATA CAPTURE

17.1 Data Capture features 18 DISPLAY

18.1 Display features

18.2 Display modes

18.3 Display feature descriptions

18.4 Character and attribute coding

18.5 Screen and global controls

18.6 Text display controls

18.7 Display positioning

18.8 Character set

18.9 ROM addressing

18.10 Redefinable characters

18.11 Display synchronization

18.12 Video/Data switch (Fast Blanking) polarity

18.13 Video/data switch adjustment

18.14 RGB brightness control

18.15 Contrast reduction 19 MEMORY MAPPED REGISTERS (MMR) 20 LIMITING VALUES 21 CHARACTERISTICS 22 QUALITY AND RELIABILITY 23 APPLICATION INFORMATION 24 ELECTROMAGNETIC COMPATIBILITY

(EMC) GUIDELINES 25 PACKAGE OUTLINES 26 SOLDERING

26.1 Introduction to soldering through-hole mount

packages

26.2 Soldering by dipping or by solder wave

26.3 Manual soldering

26.4 Suitability of through-hole mount IC packages

for dipping and wave soldering methods 27 DEFINITIONS 28 LIFE SUPPORT APPLICATIONS 29 PURCHASE OF PHILIPS I2C COMPONENTS

SAA55xx

2000 Feb 23 2

Philips Semiconductors Preliminary speciﬁcation

TV microcontrollers with Closed Captioning (CC) and On-Screen Display (OSD)

1 FEATURES

• Single-chip microcontroller with integrated On-Screen Display (OSD)

• One Time Programmable (OTP) memory for both Program ROM and character sets

• Single power supply: 3.0 to 3.6 V

• 5 V tolerant digital inputs and I/O

• 29 I/O port via individual addressable controls

• Programmable I/O for push-pull, open-drain and

quasi-bidirectional

• Two port lines with 8 mA sink (at <0.4 V) capability, for direct drive of Light Emitting Diode (LED)

• Single crystal oscillator for microcontroller, OSD and data capture

• Power reduction modes:Standby, Idle and Power-down

• Byte level I2C-bus up to 200 kHz with dual port I/O

(Slave mode up to 400 kHz)

• 32 Dynamically Redefinable Characters for OSDs

• Special graphic characters allowing four colours per

character

• Selectable character height 9, 10, 13 and 16 TV lines

• Pin compatibility throughout family

• Operating temperature: −20 to +70°C.

2 GENERAL DESCRIPTION

The SAA55xx OSD only family of devices are a derivative of the Philips industry standard 80C51 microcontroller and are intended for use as the central control mechanism in a television receiver. They provide control functions for the television system, On-Screen Display (OSD) and some versions include an integrated data capture function.

ThemaindifferencesbetweentheOSDonlyfamilyandthe SAA55xx Text/CC family of baseline devices are:

• Program ROM size: 16 to 64-kbyte

• Display RAM size: 1.25-kbyte (1 page Text OSD or CC/OSD)

• Auxiliary RAM size: 0.75-kbyte

• No teletext data capture (Closed Caption only)

• Additional power saving mode (Standby).

SAA55xx

2000 Feb 23 3

Philips Semiconductors Preliminary speciﬁcation

TV microcontrollers with Closed Captioning (CC) and On-Screen Display (OSD)

3 QUICK REFERENCE DATA

SYMBOL PARAMETER MIN. TYP. MAX. UNIT

Supply

DDX

DDP

DDC

DDC(id)

DDC(pd)

DDC(stb)

DDA

DDA(id)

DDA(pd)

DDA(stb)

xtal

amb

stg

any supply voltage (VDD to VSS) 3.0 3.3 3.6 V periphery supply current; note 1 1 −−mA core supply current − 12 18 mA Idle mode core supply current − 383 600 µA Power-down mode core supply current − 666 900 µA Standby mode core supply current − 5.1 9 mA analog supply current − 45 48 mA Idle mode analog supply current − 444 700 µA Power-down mode analog supply current − 433 700 µA Standby mode analog supply current − 809 950 µA Fundamental mode nominal frequency − 12 − MHz operating ambient temperature −20 − +70 °C storage temperature −55 − +125 °C

SAA55xx

Note

1. Peripheral supply current is dependent on external components and voltage levels on I/Os.

4 ORDERING INFORMATION

(2)

ROM RAM CC

TYPE NUMBER

(1)

PACKAGE

NAME DESCRIPTION VERSION

SAA5540PS/nnnn SDIP52 plastic shrink dual in-line package; SAA5541PS/nnnn 32-kbyte 512-byte yes

52 leads (600 mil)

SOT247-1 16-kbyte 256-byte yes

SAA5542PS/nnnn 48-kbyte 750-byte yes SAA5543PS/nnnn 64-kbyte 750-byte yes SAA5547PS/nnnn 24-kbyte 750-byte yes

Notes

1. ‘nnnn’ is a four digit number uniquely referencing the microcontroller program mask.

2. For details of the LQFP100 package, please contact your local regional sales office for availability.

2000 Feb 23 4

Philips Semiconductors Preliminary speciﬁcation

TV microcontrollers with Closed Captioning (CC) and On-Screen Display (OSD)

5 BLOCK DIAGRAM

handbook, full pagewidth

C-bus, general I/O

ROM

(16 TO 64-KBYTE)

DRAM

(UP TO 2-KBYTE)

CVBS

DATA

CAPTURE

TV CONTROL

AND

INTERFACE

MICROPROCESSOR

(80C51)

MEMORY

INTERFACE

DISPLAY

SAA55xx

SRAM

(256-BYTE)

R G B VDS

CVBS

DATA

CAPTURE

TIMING

DISPLAY

TIMING

Fig.1 Block diagram (top level architecture).

VSYNC HSYNC

GSA005

2000 Feb 23 5

Philips Semiconductors Preliminary speciﬁcation

TV microcontrollers with Closed Captioning (CC) and On-Screen Display (OSD)

6 PINNING INFORMATION

6.1 Pinning

handbook, halfpage

P2.0/TPWM P2.1/PWM0 P2.2/PWM1 P2.3/PWM2 P2.4/PWM3 P2.5/PWM4 P2.6/PWM5 P2.7/PWM6

P3.0/ADC0 P3.1/ADC1 P3.2/ADC2 P3.3/ADC3

SSC P0.0

P0.1 P0.2 P0.3 P0.4 P0.5 P0.6 P0.7

SSA

CVBS0 CVBS1

SYNC_FILTER

IREF

1 2 3 4 5 6 7 8

9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26

52 51 50 49 48 47 46 45 44 43 42 41 40

SAA55xx

39 38 37 36 35 34 33 32 31 30 29 28 27

MBK951

P1.5/SDA1 P1.4/SCL1 P1.7/SDA0 P1.6/SCL0 P1.3/T1 P1.2/INT0 P1.1/T0 P1.0/INT1 V

DDP

RESET XTALOUT XTALIN OSCGND V

DDC

SSP

VSYNC HSYNC VDS R G B V

DDA

P3.4/PWM7 COR VPE FRAME

SAA55xx

Fig.2 SDIP52 pin configuration.

2000 Feb 23 6

Philips Semiconductors Preliminary speciﬁcation

TV microcontrollers with Closed Captioning (CC) and On-Screen Display (OSD)

P2.0/TPWM

n.c.

P2.6/PWM5

P2.5/PWM4

P2.4/PWM3

P2.3/PWM2

P2.2/PWM1

P2.1/PWM0

n.c.

handbook, full pagewidth

P2.7/PWM6

P3.0/ADC0

n.c. P3.1/ADC1 P3.2/ADC2 P3.3/ADC3

n.c.

SSC

SSP P0.5

n.c.

P0.0 P0.1 P0.2

n.c.

P0.3

n.c.

P0.4 P3.7

99989796959493929190898887868584838281

100

1 2 3 4 5 6 7 8

9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24

SAA55xx

n.c.

P1.5/SDA1

P1.4/SCL1

P1.7/SDA0

P1.6/SCL0

P1.3/T1

P1.2/INT0

8079787776

P1.1/T0

n.c.

SAA55xx

P1.0/INT1

75 74 73 72 71 70 69 68 67 66 65 64 63 62 61 60 59 58 57 56 55 54 53 52 5125

DDP

n.c. RESET n.c. XTALOUT XTALIN OSCGND n.c. n.c. n.c. n.c. n.c. V

DDC

VPE_2 n.c. V

SSP

P3.6 n.c. n.c. n.c. VSYNC P3.5 HSYNC VDS n.c.

26272829303132333435363738394041424344

n.c.

P0.6

P0.7

SSA

CVBS0

CVBS1

n.c.

IREF

SYNC_FILTER

n.c.

Fig.3 LQFP100 pin configuration.

2000 Feb 23 7

n.c.

VPE

FRAME

COR

P3.4/PWM7

4647484950 B

DDA

n.c.

GSA001

n.c.

Philips Semiconductors Preliminary speciﬁcation

TV microcontrollers with Closed Captioning (CC)

SAA55xx

and On-Screen Display (OSD)

6.2 Pin description Table 1 SDIP52 and LQFP100 packages

SYMBOL

P2.0/TPWM 1 100 I/O Port 2. 8-bit programmable bidirectional port with P2.1/PWM0 2 93 I/O P2.2/PWM1 3 94 I/O P2.3/PWM2 4 95 I/O P2.4/PWM3 5 96 I/O P2.5/PWM4 6 97 I/O P2.6/PWM5 7 98 I/O P2.7/PWM6 8 1 I/O P3.0/ADC0 9 2 I/O Port 3. 8-bit programmable bidirectional port with P3.1/ADC1 10 4 I/O P3.2/ADC2 11 5 I/O P3.3/ADC3 12 6 I/O P3.4/PWM7 30 44 I/O P3.5 − 54 I/O P3.6 − 59 I/O P3.7 − 25 I/O V

SSC

P0.0 14 16 I/O Port 0. 8-bit programmable bidirectional port. P0.1 15 17 I/O P0.2 16 18 I/O P0.3 17 22 I/O P0.4 18 24 I/O P0.5 19 13 I/O P0.6 20 28 I/O P0.7 21 29 I/O V

SSA

CVBS0 23 31 I Composite Video Baseband Signal (CVBS) input. A

CVBS1 24 32 I Connected via a 100 nF capacitor. SYNC_FILTER 25 34 I CVBS sync ﬁlter input. This pin should be connected

IREF 26 35 I Reference current input for analog circuits, connected

FRAME 27 41 O De-interlace output synchronised with the VSYNC

VPE 28 42 I OTP programming voltage

SDIP52 LQFP100

13 11 − core ground

22 30 − analog ground

TYPE DESCRIPTION

alternative functions. P2.0/TPWM is the output for the 14-bit high precision

PWM. P2.1/PWM0 to P2.7/PWM6 are the outputs for the 6-bit PWMs 0 to 6.

alternative functions. P3.0/ADC0 to P3.3/ADC3 are the inputs for the

software ADC facility. P3.4/PWM7 is the output for the 6-bit PWM7. P3.5 to P3.7 have no alternative functions and are only available with the LQFP100 package.

P0.5 and P0.6 have 8 mA current sinking capability for direct drive of LEDs.

positive-going 1 V (peak-to-peak) input is required.

to V

pulse to produce a non-interlaced display by adjustment of the vertical deﬂection circuits.

via a 100 nF capacitor.

SSA

via a 24 KΩ resistor.

SSA

2000 Feb 23 8

Philips Semiconductors Preliminary speciﬁcation

TV microcontrollers with Closed Captioning (CC)

SAA55xx

and On-Screen Display (OSD)

SYMBOL

SDIP52 LQFP100

COR 29 43 O Open-drain, active LOW output which allows selective

DDA

31 45 − +3.3 V analog power supply B 32 46 O Pixel rate output of the BLUE colour information. G 33 47 O Pixel rate output of the GREEN colour information. R 34 48 O Pixel rate output of the RED colour information. VDS 35 52 O Video/data switch push-pull output for dot rate fast

HSYNC 36 53 I Schmitt triggered input TTL version of the horizontal

VSYNC 37 55 I Schmitt triggered input fora TTL version of the vertical

V V

SSP DDC

38 12, 60 − periphery ground

39 63 − +3.3 V core power supply OSCGND 40 69 − crystal oscillator ground XTALIN 41 70 I 12 MHz crystal oscillator input XTALOUT 42 71 O 12 MHz crystal oscillator output RESET 43 73 I If the reset input is HIGH for at least 2 machine cycles

DDP

44 75 − +3.3 V periphery power supply P1.0/INT1 45 76 I/O Port 1. 8-bit programmable bidirectional port with P1.1/T0 46 78 I/O P1.2/INT0 47 79 I/O P1.3/T1 48 80 I/O P1.6/SCL0 49 81 I/O P1.7/SDA0 50 82 I/O P1.4/SCL1 51 83 I/O P1.5/SDA1 52 84 I/O

VPE_2 − 62 I OTP programming voltage n.c. − 3, 7 to 10, 14, 15,

19 to 21, 23, 26, 27, 33,

36 to 40, 49 to 51,

56 to 58, 61, 64 to 68,

72, 74, 77, 85 to 92, 99

TYPE DESCRIPTION

contrast reduction of the TV picture to enhance a mixed mode display.

blanking.

sync pulse. The polarity of this pulse is programmable by register bit TXT1.H POLARITY.

sync pulse. The polarity of this pulse is programmable by register bit TXT1.V POLARITY.

(24 oscillator periods) while the oscillator is running, the device is reset. This pin should be connected to V

via a capacitor.

DDP

alternative functions. P1.0/INT1 is external interrupt 1 which can be

triggered on the rising and falling edge of the pulse. P1.1/T0 is the Counter/Timer 0. P1.2/INT0 is external interrupt 0. P1.3/T1 is the Counter/Timer 1. P1.6/SCL0 is the serial clock input for the I P1.7/SDA0 is the serial data port for the I2C-bus. P1.4/SCL1 is the serial clock input for the I2C-bus and P1.5/SDA1 is the serial data port for the I2C-bus.

− not connected

C-bus and

2000 Feb 23 9

Philips Semiconductors Preliminary speciﬁcation

TV microcontrollers with Closed Captioning (CC) and On-Screen Display (OSD)

7 MICROCONTROLLER

The functionality of the microcontroller used on this device is described here with reference to the industry standard 80C51 microcontroller. A full description of its functionality can be found in the

Microcontrollers”

7.1 Microcontroller features

• 80C51 microcontroller core standard instruction set and timing

• 1 µs machine cycle

• Maximum 64K × 8-bit program ROM

• 2 × 8-bit auxiliary RAM, maximum of 1.25 kbytes

required for display

• Interrupt controller for individual enable/disable with two level priority

• Two 16-bit timer/counter registers

• Watchdog Timer

• Auxiliary RAM page pointer

• 16-bit data pointer

• Standby, Idle and Power-down modes

• 29 general I/O lines

• Eight 6-bit Pulse Width Modulator (PWM) outputs for

control of TV analog signals

• One 14-bit PWM for Voltage Synthesis Tuner (VST) control

• 8-bit Analog-to-Digital Converter (ADC) with four multiplexed inputs

• 2 high current outputs for directly driving LEDs

• I2C-bus byte level bus interface with dual ports.

“Handbook IC20, 80C51-Based 8-bit

8 MEMORY ORGANIZATION

The device has the capability of a maximum of 64-kbyte Program ROM and 2-kbyte Data RAM internally.

8.1 ROM bank switching

As the Program ROM does not exceed 64 kbytes in any of the OSD only variants, ROM bank switching is not required.

The memory and security bits are structured as shown in Fig.4.

The OSD only security bits are set as shown in Fig.5 for production programmed devices.

The OSD only security bits are set as shown in Fig.6 for production blank devices.

8.2 RAM organisation

The Internal Data RAM is organized into two areas, Data memory and Special Function Registers (SFRs).

8.3 Data memory

TheDatamemoryis 256 × 8-bit, and occupies the address range 00H to FFH when using indirect addressing and 00H to 7FH when using direct addressing. The SFRs occupy the address range 80H to FFH and are accessible using direct addressing only.

The lower 128 bytes of Data memory are mapped as shown in Fig.8.

The lowest 24 bytes are grouped into 4 banks of 8 registers, the next 16 bytes above the register banks form a block of bit addressable memory space.

The upper 128 bytes arenot allocated for any special area or functions.

SAA55xx

2000 Feb 23 10

Philips Semiconductors Preliminary speciﬁcation

TV microcontrollers with Closed Captioning (CC) and On-Screen Display (OSD)

handbook, full pagewidth

MEMORY

PROGRAM ROM

CHARACTER ROM

SECURITY BITS INTERACTION

USER ROM PROGRAMMING

(ENABLE/DISABLE)

USER ROM

(64K x 8-BIT)

USER ROM PROGRAMMING

(ENABLE/DISABLE)

USER ROM

(9K x 12-BIT)

SAA55xx

VERIFY

(ENABLE/DISABLE)

VERIFY

(ENABLE/DISABLE)

GSA006

handbook, full pagewidth

MEMORY

PROGRAM ROM

CHARACTER ROM

Fig.4 Memory and security bit structures.

SECURITY BITS SET

USER ROM PROGRAMMING

(ENABLE/DISABLE)

DISABLED ENABLED

VERIFY

(ENABLE/DISABLE)

GSA007

Fig.5 Security bits for production devices.

2000 Feb 23 11

Philips Semiconductors Preliminary speciﬁcation

TV microcontrollers with Closed Captioning (CC) and On-Screen Display (OSD)

handbook, full pagewidth

MEMORY

PROGRAM ROM

CHARACTER ROM

SECURITY BITS SET

USER ROM PROGRAMMING

(ENABLE/DISABLE)

ENABLED ENABLED

SAA55xx

VERIFY

(ENABLE/DISABLE)

GSA008

Fig.6 Security bits for production blank devices.

handbook, halfpage

upper 128 bytes

lower 128 bytes

DATA

MEMORY

FFH

accessible by indirect

addressing

only

80H

7FH

accessible

by direct

and indirect

addressing

00H

SPECIAL

FUNCTION

REGISTERS

accessible

by direct

addressing

only

MBK956

Fig.7 Internal data memory.

2000 Feb 23 12

Philips Semiconductors Preliminary speciﬁcation

TV microcontrollers with Closed Captioning (CC) and On-Screen Display (OSD)

handbook, halfpage

R0 R7

7FH

30H 2FH

20H 1FH

18H 17H

10H 0FH

bit-addressable space

(bit addresses 00H to 7FH)

4 banks of 8 registers

(R0 to R7)

SAA55xx

R0 R7

08H 07H

MGM677

Fig.8 Lower 128 bytes of internal RAM.

2000 Feb 23 13

This text is here in white to force landscape pages to be rotated correctly when browsing through the pdf in the Acrobat reader.This text is here in

_white to force landscape pages to be rotated correctly when browsing through the pdf in the Acrobat reader.This text is here inThis text is here in

white to force landscape pages to be rotated correctly when browsing through the pdf in the Acrobat reader. white to force landscape pages to be ...

2000 Feb 23 14

8.4 SFR memory

The Special Function Register (SFR) space is used for port latches, timer, peripheral control, acquisition control, display control, etc. These registers can only be accessed by direct addressing. Sixteen of the addresses in the SFR space are both bit and byte addressable. The bit addressable SFRs are those whose address ends in 0H or 8H. A summary of the SFR map in address order is shown in Table 2.

A description of each of the SFR bits is shown in Table 3 which presents the SFRs in alphabetical order.

Table 2 SFR memory map

ADD R/W NAME 7 6 5 4 3 2 1 0 RESET

80H R/W PO P07 P06 P05 P04 P03 P02 P01 P00 FFH 81H R/W SP SP7 SP6 SP5 SP4 SP3 SP2 SP1 SP0 07H 82H R/W DPL DPL7 DPL6 DPL5 DPL4 DPL3 DPL2 DPL1 DPL0 00H 83H R/W DPH DPH7 DPH6 DPH5 DPH4 DPH3 DPH2 DPH1 DPH0 00H 87H R/W PCON 0 ARD RFI WLE GF1 GF0 PD IDL 00H 88H R/W TCON TF1 TR1 TF0 TR0 IE1 IT1 IE0 IT0 00H 89H R/W TMOD GATE C/T M1 M0 GATE C/T M1 M0 00H 8AH R/W TL0 TL07 TL06 TL05 TL04 TL03 TL02 TL01 TL00 00H 8BH R/W TL1 TL17 TL16 TL15 TL14 TL13 TL12 TL11 TL10 00H 8CH R/W TH0 TH07 TH06 TH05 TH04 TH03 TH02 TH01 TH00 00H 8DH R/W TH1 TH17 TH16 TH15 TH14 TH13 TH12 TH11 TH10 00H 90H R/W P1 P17 P16 P15 P14 P13 P12 P11 P10 FFH 96H R/W P0CFGA P0CFGA7 P0CFGA6 P0CFGA5 P0CFGA4 P0CFGA3 P0CFGA2 P0CFGA1 P0CFGA0 FFH 97H R/W P0CFGB P0CFGB7 P0CFGB6 P0CFGB5 P0CFGB4 P0CFGB3 P0CFGB2 P0CFGB1 P0CFGB0 00H 98H R/W SADB 0 0 0 DC_COMP SAD3 SAD2 SAD1 SAD0 00H 9EH R/W P1CFGA P1CFGA7 P1CFGA6 P1CFGA5 P1CFGA4 P1CFGA3 P1CFGA2 P1CFGA1 P1CFGA0 FFH 9FH R/W P1CFGB P1CFGB7 P1CFGB6 P1CFGB5 P1CFGB4 P1CFGB3 P1CFGB2 P1CFGB1 P1CFGB0 00H A0H R/W P2 P27 P26 P25 P24 P23 P22 P21 P20 FFH A6H R/W P2CFGA P2CFGA7 P2CFGA6 P2CFGA5 P2CFGA4 P2CFGA3 P2CFGA2 P2CFGA1 P2CFGA0 FFH A7H R/W P2CFGB P2CFGB7 P2CFGB6 P2CFGB5 P2CFGB4 P2CFGB3 P2CFGB2 P2CFGB1 P2CFGB0 00H A8H R/W IE EA EBUSY ES2 ECC ET1 EX1 ET0 EX0 00H B0H R/W P3 P37 P36 P35 P34 P33 P32 P31 P30 FFH B2H R/W TXT18 NOT3 NOT2 NOT1 NOT0 0 0 BS1 BS0 00H B3H R/W TXT19 TEN TC2 TC1 TC0 0 0 TS1 TS0 00H B4H R/W TXT20 DRCS

ENABLE

OSD

PLANES

0 0 OSD LANG

ENABLE

OSD LAN2 OSD LAN1 OSD LAN0 00H

TV microcontrollers with Closed Captioning (CC)

and On-Screen Display (OSD)

SAA55xx

Philips Semiconductors Preliminary speciﬁcation

This text is here in white to force landscape pages to be rotated correctly when browsing through the pdf in the Acrobat reader.This text is here in

_white to force landscape pages to be rotated correctly when browsing through the pdf in the Acrobat reader.This text is here inThis text is here in

white to force landscape pages to be rotated correctly when browsing through the pdf in the Acrobat reader. white to force landscape pages to be ...

2000 Feb 23 15

ADD R/W NAME 7 6 5 4 3 2 1 0 RESET

B5H R/W TXT21 DISP

LINES1 B6H R TXT22 GPF7 GPF6 GPF5 GPF4 GPF3 GPF2 GPF1 GPF0 XXH B7H R/W CCLIN 0 0 0 CS4 CS3 CS2 CS1 CS0 15H B8H R/W IP 0 PBUSY PES2 PCC PT1 PX1 PT0 PX0 00H B9H R/W TXT17 0 FORCE

BEH R/W P3CFGA P3CFGA7 P3CFGA6 P3CFGA5 P3CFGA4 P3CFGA3 P3CFGA2 P3CFGA1 P3CFGA0 FFH BFH R/W P3CFGB P3CFGB7 P3CFGB6 P3CFGB5 P3CFGB4 P3CFGB3 P3CFGB2 P3CFGB1 P3CFGB0 00H C0H R/W TXT0 (reserved)0(reserved)

C1H R/W TXT1 (reserved)0(reserved)0(reserved)0(reserved)0(reserved)

C4H R/W TXT4 OSD BANK

ENABLE

C5H R/W TXT5 BKGND

OUT

C6H R/W TXT6 BKGND

OUT

C7H R/W TXT7 (reserved)0CURSORON(reserved)0(reserved)0 DOUBLE

C8H R/W TXT8 (reserved)0FLICKER

C9H R/W TXT9 CURSOR

FREEZE CAH R/W TXT10 0 0 C5 C4 C3 C2 C1 C0 00H CBH R/W TXT11 D7 D6 D5 D4 D3 D2 D1 D0 00H CCH R TXT12 525/

D0H R/W PSW C AC F0 RS1 RS0 OV − P 00H D2H R/W TDACL TD7 TD6 TD5 TD4 TD3 TD2 TD1 TD0 00H D3H R/W TDACH TPWE 1 TD13 TD12 TD11 TD10 TD9 TD8 40H

625

SYNC

DISP

LINES0

ACQ1

QUAD

WIDTH

ENABLE

BKGND IN

STOP ON

CLEAR

MEMORY

ROM VER4 ROM VER3 ROM VER2 ROM VER1 ROM VER0 1 VIDEO

CHAR SIZE1 CHAR

SIZE0

FORCE

ACQ0

AUTO

FRAME

WEST DISABLE

EAST/

COR OUT COR IN TEXT OUT TEXT IN PICTURE

(reserved)0DISABLE

(reserved)

FORCE

DISP1

(reserved)0(reserved)0DISABLE

DOUBLE

HEIGHT

SPANISH

R4 R3 R2 R1 R0 00H

C PORT 1 CC ON I2C PORT 0 CC/TXT 02H

FORCE

DISP0

B MESH ENABLE

HEIGHT

PKT 26

RECEIVED

SCREEN

COL2

FRAME

FIELD

POLARITYHPOLARITYVPOLARITY

C MESH ENABLE

BOX ON 24 BOX ON

WSS

RECEIVED

SCREEN

COL1

(reserved)0(reserved)

TRANS

ENABLE

ON OUT

1 − 23

WSS ON CVBS1/

SCREEN

COL0

SHADOW

ENABLE

PICTURE

ON IN

PICTURE

ON IN

BOX ON 0 00H

CVBS0

SIGNAL

QUALITY

00H

03H

00H

XXXX XX1X

TV microcontrollers with Closed Captioning (CC)

and On-Screen Display (OSD)

SAA55xx

Philips Semiconductors Preliminary speciﬁcation

This text is here in white to force landscape pages to be rotated correctly when browsing through the pdf in the Acrobat reader.This text is here in

_white to force landscape pages to be rotated correctly when browsing through the pdf in the Acrobat reader.This text is here inThis text is here in

white to force landscape pages to be rotated correctly when browsing through the pdf in the Acrobat reader. white to force landscape pages to be ...

2000 Feb 23 16

ADD R/W NAME 7 6 5 4 3 2 1 0 RESET

D4H R/W PWM7 PW7E 1 PW7V5 PW7V4 PW7V3 PW7V2 PW7V1 PW7V0 40H D5H R/W PWM0 PW0E 1 PW0V5 PW0V4 PW0V3 PW0V2 PW0V1 PW0V0 40H D6H R/W PWM1 PW1E 1 PW1V5 PW1V4 PW1V3 PW1V2 PW1V1 PW1V0 40H D7H R CCDAT1 CCD17 CCD16 CCD15 CCD14 CCD13 CCD12 CCD11 CCD10 00H D8H R/W S1CON CR2 ENSI STA STO SI AA CR1 CR0 00H D9H R S1STA STAT4 STAT3 STAT2 STAT1 STAT0 0 0 0 F8H DAH R/W S1DAT DAT7 DAT6 DAT5 DAT4 DAT3 DAT2 DAT1 DAT0 00H DBH R/W S1ADR ADR6 ADR5 ADR4 ADR3 ADR2 ADR1 ADR0 GC 00H DCH R/W PWM3 PW3E 1 PW3V5 PW3V4 PW3V3 PW3V2 PW3V1 PW3V0 40H DDH R/W PWM4 PW4E 1 PW4V5 PW4V4 PW4V3 PW4V2 PW4V1 PW4V0 40H DEH R/W PWM5 PW5E 1 PW5V5 PW5V4 PW5V3 PW5V2 PW5V1 PW5V0 40H DFH R/W PWM6 PW6E 1 PW6V5 PW6V4 PW6V3 PW6V2 PW6V1 PW6V0 40H E0H R/W ACC ACC7 ACC6 ACC5 ACC4 ACC3 ACC2 ACC1 ACC0 00H E4H R/W PWM2 PW2E 1 PW2V5 PW2V4 PW2V3 PW2V2 PW2V1 PW2V0 40H E7H R CCDAT2 CCD27 CCD26 CCD25 CCD24 CCD23 CCD22 CCD21 CCD20 00H E8H R/W SAD VHI CH1 CH0 ST SAD7 SAD6 SAD5 SAD4 00H F0H R/W B B7 B6 B5 B4 B3 B2 B1 B0 00H F8H R/W TXT13 (reserved)

0 FAH R/W XRAMP XRAMP7 XRAMP6 XRAMP5 XRAMP4 XRAMP3 XRAMP2 XRAMP1 XRAMP0 00H FBH R/W ROMBK STANDBY 0 0 0 0 0 (reserved)0(reserved)

FEH W WDTKEY WKEY7 WKEY6 WKEY5 WKEY4 WKEY3 WKEY2 WKEY1 WKEY0 00H FFH R/W WDT WDV7 WDV6 WDV5 WDV4 WDV3 WDV2 WDV1 WDV0 00H

PAGE

CLEARING

525

DISPLAY

(reserved)0(reserved)0(reserved)0(reserved)0(reserved)0XXXX

XXX0

00H

TV microcontrollers with Closed Captioning (CC)

and On-Screen Display (OSD)

Philips Semiconductors Preliminary speciﬁcation

SAA55xx

Philips Semiconductors Preliminary speciﬁcation

TV microcontrollers with Closed Captioning (CC)

SAA55xx

and On-Screen Display (OSD)

Table 3 SFR bit description

BIT FUNCTION

Accumulator (ACC)

ACC7 to ACC0 accumulator value

B Register (B)

B7 to B0 B register value

CC data byte 1 (CCDAT1)

CCD17 to CCD10 closed caption ﬁrst data byte

CC data byte 2 (CCDAT2)

CCD26 to CCD20 closed caption second data byte

CC line (CCLIN)

CS4 to CS0 closed caption slice line using 525-line number

Data Pointer High byte (DPH)

DPH7 to DPH0 data pointer high byte, used with DPL to address auxiliary memory

Data pointer Low byte (DPL)

DPL7 to DPL0 data pointer low byte, used with DPH to address auxiliary memory

Interrupt Enable Register (IE)

EA disable all interrupts (logic 0), or use individual interrupt enable bits (logic 1) EBUSY enable BUSY interrupt

ES2 enable I ECC enable closed caption interrupt ET1 enable Timer 1 interrupt EX1 enable external interrupt 1 ET0 enable Timer 0 interrupt EX0 enable external interrupt 0

Interrupt Priority Register (IP)

PBUSY priority EBUSY interrupt PES2 priority ES2 Interrupt PCC priority ECC interrupt PT1 priority Timer 1 interrupt PX1 priority external interrupt 1 PT0 priority Timer 0 interrupt PX0 priority external interrupt 0

Port 0 (P0)

P07 to P00 Port 0 I/O register connected to external pins

C-bus interrupt

2000 Feb 23 17

Philips Semiconductors Preliminary speciﬁcation

TV microcontrollers with Closed Captioning (CC)

SAA55xx

and On-Screen Display (OSD)

BIT FUNCTION

Port 1 (P1)

P17 to P10 Port 1 I/O register connected to external pins

Port 2 (P2)

P27 to P20 Port 2 I/O register connected to external pins

Port 3 (P3)

P37 to P30 Port 3 I/O register connected to external pins; P37 to P35 are only available with

the LQFP100 package

Port 0 Conﬁguration A (P0CFGA) and Port 0 Conﬁguration B (P0CFGB)

P0CFGA<7:0> and P0CFGB<7:0> These two registers are used to conﬁgure Port 0 pins. For example, the I/O

conﬁguration of Port 0 pin 3 is controlled using bit 3 in both P0CFGA and P0CFGB. P0CFGB<x>/P0CFGA<x>:

00 = P0.x in open-drain configuration 01 = P0.x in quasi-bidirectional configuration 10 = P0.x in high-impedance configuration 11 = P0.x in push-pull configuration

Port 1 Conﬁguration A (P1CFGA) and Port 1 Conﬁguration B (P1CFGB)

P1CFGA<7:0> and P1CFGB<7:0> These two registers are used to conﬁgure Port 1 pins. For example, the I/O

conﬁguration of Port 1 pin 3 is controlled using bit 3 in both P1CFGA and P1CFGB. P1CFGB<x>/P1CFGA<x>:

00 = P1.x in open-drain configuration 01 = P1.x in quasi-bidirectional configuration 10 = P1.x in high-impedance configuration 11 = P1.x in push-pull configuration

Port 2 Conﬁguration A (P2CFGA) and Port 2 Conﬁguration B (P2CFGB)

P2CFGA<7:0> and P2CFGB<7:0> These two registers are used to conﬁgure Port 2 pins. For example, the I/O

conﬁguration of Port 2 pin 3 is controlled by using bit 3 in both P2CFGA and P2CFGB. P2CFGB<x>/P2CFGA<x>:

00 = P2.x in open-drain configuration 01 = P2.x in quasi-bidirectional configuration 10 = P2.x high-impedance configuration 11 = P2.x push-pull configuration

Port 3 Conﬁguration A (P3CFGA) and Port 3 Conﬁguration B (P3CFGB)

P3CFGA<7:0> and P3CFGB<7:0> These two registers are used to conﬁgure Port 3 pins. For example, the I/O

conﬁguration of Port 3 pin 3 is controlled using bit 3 in both P3CFGA and P3CFGB. P3CFGB<x>/P3CFGA<x>:

00 = P3.x in open-drain configuration 01 = P3.x in quasi-bidirectional configuration 10 = P3.x in high-impedance configuration 11 = P3.x in push-pull configuration

2000 Feb 23 18

Philips Semiconductors Preliminary speciﬁcation

TV microcontrollers with Closed Captioning (CC)

SAA55xx

and On-Screen Display (OSD)

BIT FUNCTION

Power Control Register (PCON)

ARD auxiliary RAM disable, all MOVX instructions access the external data memory RFI disable ALE during internal access to reduce radio frequency interference WLE Watchdog Timer enable GF1 general purpose ﬂag GF0 general purpose ﬂag PD Power-down mode activation bit IDL Idle mode activation bit

Program Status Word (PSW)

C carry bit AC auxiliary carry bit F0 ﬂag 0, general purpose ﬂag RS1 to RS0 register bank selector bits; RS<1:0>:

00 = Bank 0 (00H to 07H) 01 = Bank 1 (08H to 0FH) 10 = Bank 2 (10H to 17H)

11 = Bank 3 (18H to 1FH) OV overﬂow ﬂag P parity bit

Pulse Width Modulator 0 Control Register (PWM0)

PW0E activate this PWM (logic 1) PW0V5 to PW0V0 pulse width modulator high time

Pulse Width Modulator 1 Control Register (PWM1)

PW1E activate this PWM (logic 1) PW1V5 to PW1V0 pulse width modulator high time

Pulse Width Modulator 2 Control Register (PWM2)

PW2E activate this PWM (logic 1) PW2V5 to PW2V0 pulse width modulator high time

Pulse Width Modulator 3 Control Register (PWM3)

PW3E activate this PWM (logic 1) PW3V5 to PW3V0 pulse width modulator high time

Pulse Width Modulator 4 Control Register (PWM4)

PW4E activate this PWM (logic 1) PW4V5 to PW4V0 pulse width modulator high time

Pulse Width Modulator 5 Control Register (PWM5)

PW5E activate this PWM (logic 1) PW5V5 to PW5V0 pulse width modulator high time

2000 Feb 23 19

Philips Semiconductors Preliminary speciﬁcation

TV microcontrollers with Closed Captioning (CC)

SAA55xx

and On-Screen Display (OSD)

BIT FUNCTION

Pulse Width Modulator 6 Control Register (PWM6)

PW6E activate this PWM (logic 1) PW6V5 to PW6V0 pulse width modulator high time

Pulse Width Modulator 7 Control Register (PWM7)

PW7E activate this PWM (logic 1) PW7V5 to PW7V0 pulse width modulator high time

ROM Bank (ROMBK)

STBY Standby mode enabled (logic 1)

C-bus Slave Address Register (S1ADR)

ADR6 to ADR0 I GC enable I

C-bus Control Register (S1CON)

CR2 to CR0 clock rate bits; CR<2:0>:

ENSI enable I STA START ﬂag. When this bit is set in slavemode, the hardware checks the I

STO STOP ﬂag. If this bit is set in a master mode a STOP condition is generated.

C-bus slave address to which the device will respond

C-bus general call address (logic 1)

000 = 100 kHz bit rate

001 = 3.75 kHz bit rate

010 = 150 kHz bit rate

011 = 200 kHz bit rate

100 = 25 kHz bit rate

101 = 1.875 kHz bit rate

110 = 37.5 kHz bit rate

111 = 50 kHz bit rate

C-bus interface (logic 1)

C-bus and generates a START condition if the bus is free or after the bus becomes free. If the device operates in master mode it will generate a repeated START condition.

A STOPcondition detected on the I

C-bus clears this bit. This bit mayalso be set in slave mode in order to recover from an error condition. In this case no STOP condition is generated to the I2C-bus, but the hardware releases the SDA and SCL lines and switches to the not selected receiver mode. The STOP ﬂag is cleared by the hardware.

2000 Feb 23 20

Philips Semiconductors Preliminary speciﬁcation

TV microcontrollers with Closed Captioning (CC)

SAA55xx

and On-Screen Display (OSD)

BIT FUNCTION

SI Serial Interrupt ﬂag. This ﬂag is set and an interrupt request is generated, after

any of the following events occur:

• A START condition is generated in master mode

• The own slave address has been received during AA = 1

• The general call address has been received while S1ADR.GC and AA = 1

• Adatabytehas been received or transmitted in master mode (even if arbitration

is lost)

• A data byte has been received or transmitted as selected slave

• A STOP or START condition is received as selected slave receiver or

transmitter.Whilethe SI ﬂag is set, SCL remains LOWand the serial transfer is suspended. SI must be reset by software.

AA Assert Acknowledge ﬂag. When this bit is set, an acknowledge is returned

after any one of the following conditions:

• Own slave address is received

• General call address is received (S1ADR.GC = 1)

• A data byte is received, while the device is programmed to be a master receiver

• A data byte is received, while the device is selected slave receiver.

When the bit is reset, no acknowledge is returned. Consequently, no interrupt is requested when the own address or general call address is received.

C-bus Data Register (S1DAT)

DAT7 to DAT0 I

C-bus Status Register (S1STA)

STAT4 to STAT0 I

Software ADC Register (SAD)

VHI analog input voltage greater than DAC voltage (logic 1) CH1 to CH0 ADC input channel select; CH<1:0>:

(1)

ST SAD7 to SAD4 4 MSBs of DAC input word

Software ADC Control Register (SADB)

DC_COMP enable DC comparator mode (logic 1) SAD3 to SAD0 4 LSBs of SAD value

Stack Pointer (SP)

SP7 to SP0 stack pointer value

C-bus data

C-bus interface status

00 = ADC3 01 = ADC0 10 = ADC1 11 = ADC2

initiate voltage comparison between ADC input channel and SAD value

2000 Feb 23 21

Philips Semiconductors Preliminary speciﬁcation

TV microcontrollers with Closed Captioning (CC)

SAA55xx

and On-Screen Display (OSD)

BIT FUNCTION

Timer/Counter Control Register (TCON)

TF1 Timer 1 overﬂow ﬂag. Set by hardware on timer/counter overﬂow. Cleared by

hardware when processor vectors to interrupt routine.

TR1 Timer 1 run control bit. Set/cleared by software to turn timer/counter on/off. TF0 Timer 0 overﬂow ﬂag. Set by hardware on timer/counter overﬂow. Cleared by

hardware when processor vectors to interrupt routine.

TR0 Timer 0 run control bit. Set/cleared by software to turn timer/counter on/off. IE1 Interrupt 1 edge ﬂag (both edges generate ﬂag). Set by hardware when

external interrupt edge detected. Cleared by hardware when interrupt processed.

IT1 Interrupt 1 type control bit. Set/cleared by software to specify edge/LOW level

triggered external interrupts.

IE0 Interrupt 0 edge l ﬂag. Set by hardware when external interrupt edge detected.

Cleared by hardware when interrupt processed.

IT0 Interrupt 0 type ﬂag. Set/cleared by software to specify falling edge/LOW level

triggered external interrupts.

14-bit PWM MSB Register (TDACH)

TPWE activate this 14-bit PWM (logic 1) TD13 to TD8 6 MSBs of 14-bit number to be output by the 14-bit PWM

14-bit PWM LSB Register (TDACL)

TD7 to TD0 8 LSBs of 14-bit number to be output by the 14-bit PWM

Timer 0 High byte (TH0)

TH07 to TH00 Timer 0 high byte

Timer 1 High byte (TH1)

TH17 to TH10 Timer 1 high byte

Timer 0 Low byte (TL0)

TL07 to TL00 Timer 0 low byte

Timer 1 Low byte (TL1)

TL17 to TL10 Timer 1 low byte

Timer/Counter Mode Control (TMOD)

GATE gating control Timer/Counter 1

T Counter/Timer 1 selector

C/ M1 to M0 mode control bits timer/counter 1; M<1:0>:

00 = 8-bit timer or 8-bit counter with divide-by-32 prescaler 01 = 16-bit time interval or event counter 10 = 8-bit time interval or event counter with automatic reload upon overflow;

reload value stored in TH1

11 = stopped GATE gating control Timer/Counter 0 C/

T Counter/Timer 0 selector

2000 Feb 23 22

Philips Semiconductors Preliminary speciﬁcation

TV microcontrollers with Closed Captioning (CC)

SAA55xx

and On-Screen Display (OSD)

BIT FUNCTION

M1 to M0 mode control bits timer/counter 0; M<1:0>:

00 = 8-bit timer or 8-bit counter with divide-by-32 prescaler

01 = 16-bit time interval or event counter

10 = 8-bit time interval or event counter with automatic reload upon overflow;

reload value stored in TH0

11 = one 8-bit time interval or event counter and one 8-bit time interval counter

Text Register 0 (TXT0)

AUTO FRAME frame output is switched off automatically if any video displayed (logic 1) DISABLE FRAME force frame output to be LOW (logic 1)

Text Register 1 (TXT1)

FIELD POLARITY VSYNC pulse in second half of line during even ﬁeld (logic 1) H POLARITY HSYNC reference edge is negative going (logic 1) V POLARITY VSYNC reference edge is negative going (logic 1)

Text Register 4 (TXT4)

OSD BANK ENABLE alternate OSD location available via graphic attribute, additional 32 location

(logic 1) QUAD WIDTH ENABLE enable display of quadruple width characters (logic 1) EAST/

WEST eastern character selection of character codes A0H to FFH (logic 1) DISABLE DOUBLE HEIGHT disable normal decoding of double height characters (logic 1) B MESH ENABLE enable meshing of black background (logic 1) C MESH ENABLE enable meshing of coloured background (logic 1) TRANS ENABLE display black background as video (logic 1) SHADOW ENABLE display shadow/fringe (default SE black) (logic 1)

Text Register 5 (TXT5)

BKGND OUT background colour displayed outside teletext boxes (logic 1) BKGND IN background colour displayed inside teletext boxes (logic 1) COR OUT COR active outside teletext and OSD boxes (logic 1) COR IN COR active inside teletext and OSD boxes (logic 1) TEXT OUT text displayed outside teletext boxes (logic 1) TEXT IN text displayed inside teletext boxes (logic 1) PICTURE ON OUT video displayed outside teletext boxes (logic 1) PICTURE ON IN video displayed inside teletext boxes (logic 1)

Text Register 6 (TXT6)

2000 Feb 23 23

Philips Semiconductors Preliminary speciﬁcation

TV microcontrollers with Closed Captioning (CC)

SAA55xx

and On-Screen Display (OSD)

BIT FUNCTION

PICTURE ON IN video displayed inside teletext boxes (logic 1)

Text Register 7 (TXT7)

CURSOR ON display cursor at position given by TXT9 and TXT10 (logic 1) DOUBLE HEIGHT display each character as twice normal height (logic 1) BOX ON 24 enable display of teletext boxes in memory row 24 (logic 1) BOX ON 1 − 23 enable display of teletext boxes in memory row 1 to 23 (logic 1) BOX ON 0 enable display of teletext boxes in memory row 0 (logic 1)

Text Register 8 (TXT8)

FLICKER STOP ON disable ‘Flicker Stopper’ circuitry (logic 1) DISABLE SPANISH disable special treatment of Spanish packet 26 characters (logic 1)

(4)

(2)

(1)

(2)

packet 26 data has been processed (logic 1) wide screen signalling data has been processed (logic 1)

clear memory block pointed to by TXT15 current memory row value

current memory column value

TXT15

525-line CVBS signal is being received (logic 1)

00 = automatic selection 01 = force 525 timing, force 525 teletext standard 10 = force 625 timing, force 625 teletext standard 11 = force 625 timing, force 525 teletext standard

PKT 26 RECEIVED WSS RECEIVED WSS ON enable acquisition of WSS data (logic 1) CVBS1/

CVBS0 select CVBS1 as source for device (logic 1)

Text Register 9 (TXT9)

CURSOR FREEZE lock cursor at current position (logic 1) CLEAR MEMORY R4 to R0

(2)

Text Register 10 (TXT10)

C5 to C0

(3)

Text Register 11 (TXT11)

D7 to D0 data value written or read from memory location deﬁned by TXT9, TXT10 and

Text Register 12 (TXT12)

525/625 SYNC ROM VER4 to ROM VER0 mask programmable identiﬁcation for character set VIDEO SIGNAL QUALITY acquisition can be synchronised to CVBS (logic 1)

Text Register 13 (TXT13)

PAGE CLEARING software or power-on page clear in progress (logic 1) 525 DISPLAY 525-line synchronisation for display (logic 1)

Text Register 17 (TXT17)

FORCE ACQ1 to FORCE ACQ0 FORCE ACQ<1:0>:

2000 Feb 23 24

Philips Semiconductors Preliminary speciﬁcation

TV microcontrollers with Closed Captioning (CC)

SAA55xx

and On-Screen Display (OSD)

BIT FUNCTION

FORCE DISP1 to FORCE DISP0 FORCE DISP<1:0>:

00 = automatic selection 01 = force display to 525 mode (9 lines per row) 10 = force display to 625 mode (10 lines per row) 11 = not valid (default to 625 mode)

SCREEN COL2 to SCREEN COL0 Deﬁnes colour to be displayedinstead of TV picture and black background; these

bits are equivalent to the RGB components. SCREEN COL<2:0>:

000 = transparent 001 = CLUT entry 9 010 = CLUT entry 10 011 = CLUT entry 11 100 = CLUT entry 12 101 = CLUT entry 13 110 = CLUT entry 14 111 = CLUT entry 15

Text Register 18 (TXT18)

NOT3 to NOT0 national option table selection, maximum of 31 when used with EAST/ BS1 to BS0 basic character set selection

Text Register 19 (TXT19)

TEN enable twist character set (logic 1) TC2 to TC0 language control bits (C12, C13 and C14) that has twisted character set TS1 to TS0 twist character set selection

Text Register 20 (TXT20)

DRCS ENABLE re-map column 9 to DRCS in TXT mode (logic 1) OSD PLANES character code columns 8 and 9 deﬁned as double plane characters (logic 1) OSD LANG ENABLE enable use of OSD LAN<2:0> to deﬁne language option for display, instead of

C12, C13 and C14

OSD LAN2 to OSD LAN0 alternative C12, C13 and C14 bits for use with OSD menus

Text Register 21 (TXT21)

DISP LINES1 to DISP LINES0 the number of display lines per character row; DISP LINES<1:0>:

00 = 10 lines per character (defaults to 9 lines in 525 mode) 01 = 13 lines per character 10 = 16 lines per character 11 = reserved (logic 1)

CHAR SIZE1 to CHAR SIZE0 character matrix size; CHAR SIZE<1:0>:

00 = 10 lines per character (matrix 12 × 10) 01 = 13 lines per character (matrix 12 × 13) 10 = 16 lines per character (matrix 12 × 16) 11 = reserved

C PORT 1 enable I2C-bus Port 1 selection (P1.5/SDA1 and P1.4/SCL1) (logic 1)

WEST bit

2000 Feb 23 25

Philips Semiconductors Preliminary speciﬁcation

TV microcontrollers with Closed Captioning (CC)

SAA55xx

and On-Screen Display (OSD)

BIT FUNCTION

CC ON closed caption acquisition on (logic 1)

C PORT 0 enable I2C-bus Port 0 selection (P1.7/SDA0 and P1.6/SCL0) (logic 1)

CC/TXT display conﬁgured for CC mode (logic 1)

Text Register 22 (TXT22)

GPF7 to GPF5 general purpose register, bits deﬁned by mask programmable bits GPF4 reserved GPF3 PWM0, PWM1, PWM2 and PWM3 output on Port 2.1 to Port 2.4 respectively

(logic 1) GPF2 enable closed caption acquisition (logic 1) GPF1 and GPF0 reserved

Watchdog Timer (WDT)

WDV7to WDV0 Watchdog Timer period

Watchdog Timer Key (WDTKEY)

WKEY7 to WKEY0

XRAMP

XRAMP7 to XRAMP0 internal RAM access upper byte address

(5)

Watchdog Timer Key value

Notes

1. This flag is set by software and reset by hardware.

2. Valid range TXT mode 0 to 24.

3. Valid range TXT mode 0 to 39.

4. Only valid when VIDEO SIGNAL QUALITY is set.

5. Must be set to 55H to disable Watchdog Timer when active.

2000 Feb 23 26

+ 58 hidden pages

Philips saa55xx DATASHEETS

CONTENTS

1 FEATURES

2 GENERAL DESCRIPTION

3 QUICK REFERENCE DATA

4 ORDERING INFORMATION

5 BLOCK DIAGRAM

6 PINNING INFORMATION

6.1 Pinning

6.2 Pin description Table 1 SDIP52 and LQFP100 packages

7 MICROCONTROLLER

7.1 Microcontroller features

8 MEMORY ORGANIZATION

8.1 ROM bank switching

8.2 RAM organisation

8.3 Data memory

8.4 SFR memory