INTEGRATED CIRCUITS
DATA SH EET
SAA2501
Digital Audio Broadcast (DAB)
decoder
Preliminary specification
File under Integrated Circuits, IC01
Philips Semiconductors
January 1995
Philips Semiconductors Preliminary specification
Digital Audio Broadcast (DAB) decoder SAA2501
CONTENTS
FEATURES
2 APPLICATION
3 GENERAL DESCRIPTION
4 ORDERING INFORMATION
5 BLOCK DIAGRAM
6 PINNING
7 FUNCTIONAL DESCRIPTION
7.1 Coding system
7.2 Basic functionality
7.3 SAA2501 clocks
7.4 Crystal oscillator
7.5 Clock frequencies when using the slave input
7.6 Clock frequencies when using the master input
7.7 Target applications; applying the SAA2501 with
2 ISO/MPEG sources
7.8 Buffered clock outputs
7.9 Functionality issues
7.10 Synchronization to input data bitstreams
7.11 Master input bit rate selection
7.12 Sample rate selection
7.13 Handling of errors in the coded input data
7.14 sub-band filter signals
7.15 Baseband audio processing
7.16 Decoding control signals
7.17 Coded data interfaces
7.17.1 The coded data master input interface
7.17.2 The coded data slave input interface
7.17.3 Slave input transfer speed of first frame
7.17.4 Slave input transfer speed of subsequent
frames
7.18 The sub-band filter interface
7.19 The baseband output interface
7.20 The L3 control interface
7.20.1 L3 signals
7.20.2 L3 transfer types
7.20.3 L3 interface initialization at an SAA2501 device
reset
7.20.4 L3 interface control
7.20.5 SAA2501 status
7.20.6 Data items
7.20.6.1 General data items
7.20.7 SAA2501 settings item
7.20.8 Input data frame header items
7.20.9 Error report item
7.20.10 Audio service synchronized data item
7.20.11 Ancillary Data/XPAD item
7.20.12 APU coefficients item
7.20.13 Speed limitations of the L3 interface
7.20.14 Default item data values after reset
8 APPENDIX
8.1 Preliminary specification 3-line ‘L3’ interface
8.1.1 Introduction
8.1.1.1 Addressing mode
8.1.1.2 Special function operational address
8.1.1.3 Data mode
8.1.1.4 Halt mode
8.1.2 Device interface reset
8.1.3 Extended addressing
8.1.3.1 Operational address declaration
8.1.3.2 Operational address invalidation
8.1.4 Example of a data transfer
8.1.5 Timing requirements
8.1.5.1 Addressing mode
8.1.5.2 Data mode
8.1.5.3 Halt mode
8.2 SAA2501 L3 protocol enhancement options
8.2.1 Testing L3RDY by polling L3DATA
8.2.2 Options to increase the timing accuracy of the
APU coefficient writing
9 LIMITING VALUES
10 DC CHARACTERISTICS
11 AC CHARACTERISTICS
12 APPLICATION INFORMATION
13 PACKAGE OUTLINE
14 SOLDERING
14.1 Plastic quad flat-packs
14.1.1 By wave
14.1.2 By solder paste reflow
14.1.3 Repairing soldered joints (by hand-held
soldering iron or pulse-heated solder tool)
15 DEFINITIONS
16 LIFE SUPPORT APPLICATIONS
January 1995 2