Philips PHK28NQ03LT User Guide

Page 1
M3D315
1. Product profile

1.1 Description

1.2 Features

1.3 Applications

PHK28NQ03LT
TrenchMOS™ logic level FET
Rev. 02 — 10 April 2003 Product data
N-channel enhancement mode field-effect transistor in a plastic package using TrenchMOS™ technology.
PHK28NQ03LT in SOT96-1 (SO8).
■ Logic level compatible ■ Low gate charge.
■ DC-to-DC converters ■ Switched mode power supplies.

1.4 Quick reference data

■ VDS≤ 30 V ■ ID≤ 23.7 A
■ P
≤ 6.25 W ■ R
tot
DSon
≤ 6.5 mΩ.

2. Pinning information

Table 1: Pinning - SOT96-1 simplified outline and symbol
Pin Description Simplified outline Symbol
1,2,3 source (s) 4 gate (g) 5,6,7,8 drain (d)
8
1
Top view MBK187
SOT96-1 (SO8)
5
4
MBB076
d
g
s
Page 2
Philips Semiconductors
PHK28NQ03LT
TrenchMOS™ logic level FET

3. Limiting values

Table 2: Limiting values
In accordance with the Absolute Maximum Rating System (IEC 60134).
Symbol Parameter Conditions Min Max Unit
V
DS
V
DGR
V
GS
I
D
I
DM
P
tot
T
stg
T
j
Source-drain diode
I
S
I
SM
drain-source voltage (DC) 25 °C ≤ Tj≤ 150 °C - 30 V drain-gate voltage (DC) 25 °C ≤ Tj≤ 150 °C; RGS=20kΩ -30V gate-source voltage - 20 V drain current (DC) Tsp=25°C; VGS=10V;Figure 2 and 3 - 23.7 A
= 100 °C; VGS=10V;Figure 2 -15A
T
sp
peak drain current Tsp=25°C; pulsed; tp≤ 10 µs; Figure 3 -60A total power dissipation Tsp=25°C; Figure 1 - 6.25 W storage temperature −55 +150 °C junction temperature −55 +150 °C
source (diode forward) current (DC) Tsp=25°C - 5.2 A peak source (diode forward) current Tsp=25°C; pulsed; tp≤ 10 µs - 20.8 A
9397 750 11367
Product data Rev. 02 — 10 April 2003 2 of 12
© Koninklijke Philips Electronics N.V. 2003. All rights reserved.
Page 3
Philips Semiconductors
PHK28NQ03LT
TrenchMOS™ logic level FET
120
P
der
(%)
80
40
0
0 50 100 150 200
P
tot
P
der
-----------------------
P
tot 25 C°()
100%×= I
03aa17
Tsp (°C)
Fig 1. Normalized total power dissipation as a
function of solder point temperature.
2
10
(A)
limit R
I
D
DSon
= V
DS
/ I
D
120
I
der
(%)
80
40
0
0 50 100 150 200
I
D
der
-------------------
I
D25C
()
100%×=
°
03aa25
Tsp (°C)
Fig 2. Normalized continuous drain current as a
function of solder point temperature.
03ak85
tp = 10 µs 100 µs
10
1
10
DC
-1
-1
10
1 10 10
1 ms
10 ms
100 ms
VDS (V)
2
Tsp=25°C; IDM is single pulse; VGS=10V
Fig 3. Safe operating area; continuous and peak drain currents as a function of drain-source voltage.
9397 750 11367
Product data Rev. 02 — 10 April 2003 3 of 12
© Koninklijke Philips Electronics N.V. 2003. All rights reserved.
Page 4
Philips Semiconductors
PHK28NQ03LT
TrenchMOS™ logic level FET

4. Thermal characteristics

Table 3: Thermal characteristics
Symbol Parameter Conditions Min Typ Max Unit
R
th(j-sp)
thermal resistance from junction to solder point Figure 4 --20K/W

4.1 Transient thermal impedance

2
10
Z
th(j-sp)
(K/W)
= 0.5
δ
10
0.2
0.1
0.05
1
10
0.02
single pulse
-1
-4
10
-3
10
-2
10
-1
10
P
t
p
T
1 10
tp (s)
Fig 4. Transient thermal impedance from junction to solder point as a function of pulse duration.
03ak84
δ =
t
p
T
t
9397 750 11367
© Koninklijke Philips Electronics N.V. 2003. All rights reserved.
Product data Rev. 02 — 10 April 2003 4 of 12
Page 5
Philips Semiconductors
PHK28NQ03LT
TrenchMOS™ logic level FET

5. Characteristics

Table 4: Characteristics
Tj=25°C unless otherwise specified.
Symbol Parameter Conditions Min Typ Max Unit
Static characteristics
V
(BR)DSS
V
GS(th)
I
DSS
I
GSS
R
DSon
Dynamic characteristics
Q
g(tot)
Q
gs
Q
gd
C
iss
C
oss
C
rss
t
d(on)
t
r
t
d(off)
t
f
Source-drain diode
V
SD
drain-source breakdown voltage ID= 250 µA; VGS=0V
=25°C 30--V
T
j
= −55 °C 27--V
T
j
gate-source threshold voltage ID= 1 mA; VDS=VGS; Figure 9
=25°C 1 1.5 2 V
T
j
= 150°C 0.6 - - V
T
j
= −55°C - - 2.2 V
T
j
drain-source leakage current VDS=30V; VGS=0V
=25°C - 0.05 1 µA
T
j
= 150 °C - - 500 µA
T
j
gate-source leakage current VGS= ±16 V; VDS= 0 V - 10 100 nA drain-source on-state resistance VGS= 4.5 V; ID=13A;Figure 7 and 8
=25°C - 6.6 7.7 mΩ
T
j
= 150 °C - 11.2 13.1 mΩ
T
j
= 10 V; ID=14A;Figure 7 and 8 - 5.5 6.5 mΩ
V
GS
total gate charge ID= 14 A; VDD=15V; VGS= 4.5 V; Figure 13 - 30.3 - nC gate-source charge - 7.8 - nC gate-drain (Miller) charge - 11.4 - nC input capacitance VGS=0V; VDS= 20 V; f = 1 MHz; Figure 11 -2800-pF output capacitance - 670 - pF reverse transfer capacitance - 320 - pF turn-on delay time
=15V; RL= 15 Ω;VGS=10V;RG=6Ω
V
DD
-11-ns rise time -10-ns turn-off delay time - 80 - ns fall time -40-ns
source-drain (diode forward) voltage IS= 2.3 A; VGS=0V;Figure 12 - 0.72 1.2 V
9397 750 11367
Product data Rev. 02 — 10 April 2003 5 of 12
© Koninklijke Philips Electronics N.V. 2003. All rights reserved.
Page 6
Philips Semiconductors
PHK28NQ03LT
TrenchMOS™ logic level FET
30
I
D
(A)
20
10
0
0 0.1 0.2 0.3 0.4 0.5
10 V 4.5 V 3.5 V 3.2 V
Tj=25°CT
Fig 5. Output characteristics: drain current as a
function of drain-source voltage; typical values.
R
(mΩ)
30
Tj = 25 °C
DSon
20
VGS = 2.6 V
03ak86
3 V
2.8 V
2.6 V
2.4 V
VGS = 2.2 V
V
(V)
DS
03ak87
2.8 V
30
V
> ID x R
DS
I
D
(A)
20
10
0
0123
=25°C and 150 °C; VDS> ID× R
j
DSon
Tj = 150 °C 25 °C
Fig 6. Transfer characteristics: drain current as a
function of gate-source voltage; typical values.
1.8
a
1.2
03ak88
VGS (V)
DSon
03al00
3 V
ID (A)
3.2 V
3.5 V
4.5 V 10 V
0.6
0
-60 0 60 120 180
R
DSon
=
a
---------------------------- -
R
DSon 25 C°()
Tj (°C)
Fig 8. Normalized drain-source on-state resistance
factor as a function of junction temperature.
© Koninklijke Philips Electronics N.V. 2003. All rights reserved.
10
0
0102030
Tj=25°C
Fig 7. Drain-source on-state resistance as a function
of drain current; typical values.
9397 750 11367
Product data Rev. 02 — 10 April 2003 6 of 12
Page 7
Philips Semiconductors
PHK28NQ03LT
TrenchMOS™ logic level FET
2.5
V
GS(th)
(V)
2
1.5
1
0.5
0
-60 0 60 120 180
ID= 1 mA; VDS=V
GS
max
typ
min
03aa33
Tj (°C)
Fig 9. Gate-source threshold voltage as a function of
junction temperature.
4
10
-1
10
I
D
(A)
-2
10
-3
10
-4
10
-5
10
-6
10
0123
03aa36
maxtypmin
VGS (V)
Tj=25°C
Fig 10. Sub-threshold drain current as a function of
gate-source voltage.
03ak90
C
(pF)
10
10
3
2
-1
10
1 10 10
C
iss
C
oss
C
rss
VDS (V)
2
VGS= 0 V; f = 1 MHz
Fig 11. Input, output and reverse transfer capacitances as a function of drain-source voltage; typical values.
9397 750 11367
© Koninklijke Philips Electronics N.V. 2003. All rights reserved.
Product data Rev. 02 — 10 April 2003 7 of 12
Page 8
Philips Semiconductors
PHK28NQ03LT
TrenchMOS™ logic level FET
Tj = 25 °C
VSD (V)
03ak89
10
ID = 14 A
V
GS
(V)
Tj = 25 °C
8
VDD = 15 V
6
4
2
0
0 20406080
30
VGS = 0 V
I
S
(A)
20
10
150 °C
0
0 0.3 0.6 0.9 1.2
Tj=25°C and 150 °C; VGS=0V ID= 14 A; VDD=15V
Fig 12. Source (diode forward) current as a function of
source-drain (diode forward) voltage; typical
Fig 13. Gate-source voltage as a function of gate
charge; typical values.
values.
03ak91
QG (nC)
9397 750 11367
© Koninklijke Philips Electronics N.V. 2003. All rights reserved.
Product data Rev. 02 — 10 April 2003 8 of 12
Page 9
Philips Semiconductors

6. Package outline

PHK28NQ03LT
TrenchMOS™ logic level FET
SO8: plastic small outline package; 8 leads; body width 3.9 mm
D
c
y
Z
8
pin 1 index
1
e
5
A
2
A
4
w M
b
p

SOT96-1

E
H
E
1
L
detail X
A
X
v M
A
Q
(A )
L
p
A
3
θ
0 2.5 5 mm
scale
DIMENSIONS (inch dimensions are derived from the original mm dimensions)
mm
OUTLINE
VERSION
SOT96-1
A
A1A2A3b
max.
0.25
1.75
0.10
0.010
0.069
0.004
p
1.45
1.25
0.057
0.049
IEC JEDEC JEITA
076E03 MS-012
0.25
0.01
0.49
0.36
0.019
0.014
0.0100
0.0075
UNIT
inches
Notes
1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included.
2. Plastic or metal protrusions of 0.25 mm (0.01 inch) maximum per side are not included.
cD
0.25
5.0
0.19
4.8
0.20
0.19
REFERENCES
(1)E(2)
4.0
3.8
0.16
0.15
eHELLpQZywv θ
6.2
1.27
5.8
0.244
0.05
0.228
1.05
1.0
0.4
0.039
0.016
0.7
0.6
0.028
0.024
0.25 0.10.25
0.010.010.041 0.004
EUROPEAN
PROJECTION
(1)
0.7
0.3
0.028
0.012
ISSUE DATE
99-12-27 03-02-18
o
8
o
0
Fig 14. SOT96-1 (SO8).
9397 750 11367
Product data Rev. 02 — 10 April 2003 9 of 12
© Koninklijke Philips Electronics N.V. 2003. All rights reserved.
Page 10
Philips Semiconductors

7. Revision history

Table 5: Revision history
Rev Date CPCN Description
02 20030410 - Product data (9397 750 11367)
Modifications:
• Typographical error corrected in typical values of Q
01 20021212 - Product data (9397 750 10743)
PHK28NQ03LT
TrenchMOS™ logic level FET
GS,QGD
in Section 5 “Characteristics”
9397 750 11367
Product data Rev. 02 — 10 April 2003 10 of 12
© Koninklijke Philips Electronics N.V. 2003. All rights reserved.
Page 11
Philips Semiconductors
Philips Semiconductors

8. Data sheet status

PHK28NQ03LT
PHK28NQ03LT
TrenchMOS™ logic level FET
TrenchMOS™ logic level FET
Level Data sheet status
I Objective data Development This data sheet contains data from the objective specification for product development. Philips
II Preliminary data Qualification This data sheet containsdata from the preliminary specification.Supplementarydata will be published
III Product data Production This data sheet contains data from the product specification. Philips Semiconductors reserves the
[1] Please consult the most recently issued data sheet before initiating or completing a design. [2] The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at
URL http://www.semiconductors.philips.com.
[3] For data sheets describing multiple type numbers, the highest-level product status determines the data sheet status.
[1]
Product status
9. Definitions
Short-form specification — The data in a short-form specification is
extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.
Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.
Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applicationswillbesuitable for the specified use without further testing or modification.
[2][3]
Definition
Semiconductors reserves the right to change the specification in any manner without notice.
at a later date.Philips Semiconductors reserves the right to change thespecificationwithout notice, in order to improve the design and supply the best possible product.
right to make changes atanytime in order to improve the design, manufacturing and supply. Relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN).
customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.
Right to make changes — Philips Semiconductors reserves the right to make changes in the products - including circuits, standard cells, and/or software - described or contained herein in order to improve design and/or performance. When the product is in full production (status ‘Production’), relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN). Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no licence or title under any patent, copyright, or mask work right to these products, andmakes no representationsor warranties thatthese products are free frompatent,copyright, or maskworkright infringement, unless otherwise specified.

11. Trademarks

10. Disclaimers

TrenchMOS —is a trademark of Koninklijke Philips Electronics N.V.
Life support — These products are not designed for use in life support
appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors
Contact information
For additional information, please visit http://www.semiconductors.philips.com. For sales office addresses, send e-mail to: [email protected]. Fax: +31 40 27 24825
© Koninklijke Philips Electronics N.V. 2003. All rights reserved.
9397 750 11367
9397 750 11367
Product data Rev. 02 — 10 April 2003 11 of 12
Product data Rev. 02 — 10 April 2003 11 of 12
© Koninklijke Philips Electronics N.V. 2003. All rights reserved.
Page 12
Philips Semiconductors
Contents
1 Product profile . . . . . . . . . . . . . . . . . . . . . . . . . . 1
1.1 Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1
1.2 Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1
1.3 Applications . . . . . . . . . . . . . . . . . . . . . . . . . . . 1
1.4 Quick reference data. . . . . . . . . . . . . . . . . . . . . 1
2 Pinning information. . . . . . . . . . . . . . . . . . . . . . 1
3 Limiting values. . . . . . . . . . . . . . . . . . . . . . . . . . 2
4 Thermal characteristics. . . . . . . . . . . . . . . . . . . 4
4.1 Transient thermal impedance . . . . . . . . . . . . . . 4
5 Characteristics. . . . . . . . . . . . . . . . . . . . . . . . . . 5
6 Package outline . . . . . . . . . . . . . . . . . . . . . . . . . 9
7 Revision history. . . . . . . . . . . . . . . . . . . . . . . . 10
8 Data sheet status. . . . . . . . . . . . . . . . . . . . . . . 11
9 Definitions . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11
10 Disclaimers. . . . . . . . . . . . . . . . . . . . . . . . . . . . 11
11 Trademarks. . . . . . . . . . . . . . . . . . . . . . . . . . . . 11
PHK28NQ03LT
TrenchMOS™ logic level FET
© Koninklijke Philips Electronics N.V. 2003. Printed in The Netherlands
All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.
The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.
Date of release: 10 April 2003 Document order number: 9397 750 11367
Loading...