Philips PCF26100 Technical data

查询PCF26100供应商查询PCF26100供应商

INTEGRATED CIRCUITS

DATA SH EET

PCF26100

Bluetooth Adapter IC

Preliminary specification
File under Integrated Circuits, IC17

2001 Jun 19

Philips Semiconductors Preliminary specification

Bluetooth Adapter IC PCF26100

CONTENTS

1 FEATURES
2 GENERAL DESCRIPTION
3 ORDERING INFORMATION
4 BLOCK DIAGRAM
5 PINNING INFORMATION

5.1 Pinning

5.2 Pin description
6 FUNCTIONAL DESCRIPTION

6.1 PCF26100 overview

6.2 BlueRF pin mapping

6.3 Timing

6.4 Serial interface

6.5 Registers
7 REFERENCE DOCUMENTS
8 LIMITING VALUES
9 DC CHARACTERISTICS
10 AC CHARACTERISTICS
11 APPLICATIONS
12 PACKAGE OUTLINE
13 SOLDERING

13.1 Introduction to soldering surface mount
packages

13.2 Reflow soldering

13.3 Wave soldering

13.4 Manual soldering

13.5 Suitability of surface mount IC packages for
wave and reflow soldering methods

14 DATA SHEET STATUS
15 DEFINITIONS
16 DISCLAIMERS

2001 Jun 19 2

Philips Semiconductors Preliminary specification

Bluetooth Adapter IC PCF26100

1 FEATURES

The PCF26100 performs the following functions:

• Power-on reset (reset)

• System clock generation for baseband controller

• Reference clock generation for the UAA3558

• Low-power clock generation for baseband controller

• Transmit clock generation for baseband controller

(1 MHz)

• Serial interface conversion between JTAG and 3-wire

S-bus

• Timing control generation for the UAA3558

• Transmit data conversion from digital-to-analog

gaussian shaped

• RSSI conversion from analog-to-digital and access

through serial JTAG interface

• Transmit PA control information from JTAG interface

digital-to-analog conversion

3 ORDERING INFORMATION

TYPE

NUMBER

PCF26100ET TFBGA48 plastic thin fine-pitch ball grid array package; 48 balls; 5 × 5 × 0.8 mm SOT641-1

NAME DESCRIPTION VERSION

• Provides radio ID through the serial JTAG interface

• System clock oscillator trimming.

2 GENERAL DESCRIPTION

The PCF26100is a mixed signal based adapter device for
wireless Bluetooth systems. The device adapts the
baseband interface of the Philips UAA3558 radio to the
Philips PCF26002 and PCF26003 baseband controller
devices and also to the BlueRF JTAG Unidirectional
RxMode 2.

The adapter is provided as a low risk solution to a working
Bluetooth system based on existing components. The
adapter ASIC implementation incorporates, as much as
possible, features to come to a complete Bluetooth
system, meeting the Bluetooth RF requirements.

From the Bluetooth system point of view the PCF26100 is
a transparent adaptation device between the baseband
controller and the UAA3558 radio.

PACKAGE

2001 Jun 19 3

Philips Semiconductors Preliminary specification

Bluetooth Adapter IC PCF26100

4 BLOCK DIAGRAM

handbook, full pagewidth

SYS_CLK

SYS_CLK_REQ

LPO_CLK

TX_CLK

TX_DATA

RX_DATA

SYNTH_ON

PX_ON

V

SS

V

DD

LOW POWER

V

SS(osc)

V

DD(osc)

SYSTEM

CLOCK

CLOCK

DIVIDER

RX/TX

MUX

TIMING

CONTROL

V

DD(I/O)

V

V

SS(I/O)

V

DDA

TRANSMIT

DATA CLOCK

DIVIDER

GFSK

FILTER

TIMING

SETTINGS

SSA

XIN

OSCILLATOR

MCLK

XOUT

XOTRIM

UBMODE

2.048 MHz
DIVIDER

PCF26100

REFERENCE

CLOCK

T_SW

MUX

DAC

RX SAMPLE

ADC

REF_CLK

T_SW

T_GFSK

R_DATA

SLCCTR

RSSI

SI_CMS
SI_CLK
SI_CDO
SI_CDI

POR

POR_EXT

VIO_POWER

SERIAL

INTERFACE

RESET

AND
POR

ID RSSI

CHANNEL

CHANNEL

CONVERSION

CHANNEL STATIC

Fig.1 Block diagram.

2001 Jun 19 4

DAC

PACNTL

3-WIRE

INTERFACE

TEST

SCANTEST TEST_EN ANATEST SHIFTCTRL

PACNTL

S_EN

S_DATA
S_CLK

MGT751

Philips Semiconductors Preliminary specification

Bluetooth Adapter IC PCF26100

5 PINNING INFORMATION

5.1 Pinning

MBL245

H

G

F
E
D
C
B
A

PCF26100ET

246813

57

Fig.2 Pin configuration.

2001 Jun 19 5

Philips Semiconductors Preliminary specification

Bluetooth Adapter IC PCF26100

O3×CMOS output BB

controller

C1 core supply voltage P core power

E2 I/O ground supply P I/O ground

G2 core ground supply P core ground

H2 oscillator ground supply P oscillator ground

H5 oscillator supply voltage P oscillator power

G5 I/O supply voltage P I/O power

G7 I/O ground supply P I/O ground

E8, D8 analog ground supply P analog ground

This text is here in white to force landscape pages to be rotated correctly when browsing through the pdf in the Acrobat reader.This text is here in

_white to force landscape pages to be rotated correctly when browsing through the pdf in the Acrobat reader.This text is here inThis text is here in

white to force landscape pages to be rotated correctly when browsing through the pdf in the Acrobat reader. white to force landscape pages to be ...

5.2 Pin description

Table 1 Pin description for the TFABGA48 package

2001 Jun 19 6

SYMBOL BALL DESCRIPTION I/O SIGNAL TYPE SOURCE

POR A1 reset output to baseband controller O 1 × CMOS output BB

SHIFTCTRL C2 test mode I non-inverting CMOS input with pull-down test

DD

LPO_CLK D1 3.2 kHz low-power clock to baseband controller O 1 × CMOS output BB

VIO_POWER B1 power-on reset reference I Schmitt-trigger input

V

PX_ON E1 receive packet synchronization correlation achieved I non-inverting CMOS input BB

SS(I/O)

V

SYS_CLK_REQ F1 system clock control input from baseband controller I non-inverting CMOS input BB

SYS_CLK G1 controlled system clock output to baseband

TX_CLK F2 transmit data clock output to baseband controller O 1 × CMOS output BB

SS

RX_DATA H1 receive data output to baseband controller O 1 × CMOS output BB

V

ANATEST G3 test mode I non-inverting CMOS input with pull-down test

SS(osc)

XOUT H3 oscillator output O oscillator output misc

V

XIN H4 oscillator input I oscillator input misc

DD(osc)

V

V

DD(I/O)

POR_EXT H6 reset and POR on control input I non-inverting CMOS input host

TEST_EN H7 test mode I non-inverting CMOS input with pull-down test

SS(I/O)

SLCCTR G6 DC offset control to UAA3558 O 1 × CMOS output

V

S_EN H8 serial interface and timing control output to UAA3558 O 1 × CMOS output UAA

S_CLK F7 serial interface clock output to UAA3558 O 1 × CMOS output UAA

S_DATA G8 serial interface data output to UAA3558 O 1 × CMOS output UAA

SSA

REF_CLK F8 reference clock output to UAA3558 O 3 × CMOS output UAA

V

RSSI D7 RSSI analog input from UAA3558 I analog input UAA

T_GFSK C8 analog transmit data output to UAA3558 O analog output UAA

Philips Semiconductors Preliminary specification

Bluetooth Adapter IC PCF26100

I non-inverting CMOS input UAA

O3×CMOS output UAA

output = 0 to 2.2 V)

multiplexed with 2.048MHz clock output

C7 analog supply voltage P analog power

A6 I/O ground supply P I/O ground

B4 I/O supply voltage P I/O power

I non-inverting CMOS input BB

controller

SYMBOL BALL DESCRIPTION I/O SIGNAL TYPE SOURCE

This text is here in white to force landscape pages to be rotated correctly when browsing through the pdf in the Acrobat reader.This text is here in

_white to force landscape pages to be rotated correctly when browsing through the pdf in the Acrobat reader.This text is here inThis text is here in

white to force landscape pages to be rotated correctly when browsing through the pdf in the Acrobat reader. white to force landscape pages to be ...

PACNTL B8 analog PA control output to external PA O analog output misc

2001 Jun 19 7

DDA

V

R_DATA B7 receive data input from UAA3558 (UAA3558

T_SW A8 transmit switch timing control to UAA3558

SCANTEST B6 test mode I non-inverting CMOS input with pull-down test

TX_DATA A7 transmit data I non-inverting CMOS input BB

SS(I/O)

V

SYNTH_ON A5 timing control input from baseband controller I non-inverting CMOS input BB

UBMODE A4 unidirectional/bidirectional mode selection I non-inverting CMOS input misc

DD(I/O)

V

SI_CLK A3 serial interface clock input from baseband controller I non-inverting CMOS input BB

SI_CMS A2 serial interface mode select input from baseband

SI_CDI B3 serial interface data input from baseband controller I non-inverting CMOS input BB

SI_CDO B2 serial interface data output to baseband controller O 1 × CMOS output BB

Philips Semiconductors Preliminary specification

Bluetooth Adapter IC PCF26100

6 FUNCTIONAL DESCRIPTION

6.1 PCF26100 overview

The adapter features a Power-on reset which is used to
reset the adapter logic. There is also a POR_EXT signal
which is used for controlling the reset of the PCF26100
within the application.

The system clock for the application is generated by the
PCF26100. The system clock is then provided to the
baseband SYS_CLK and the radio REF_CLK. Both the
SYS_CLK and REF_CLK clocks are controlled within the
PCF26100.

From the system clock a low-power 3.2 kHz clock
LPO_CLK is generated.

From the PCF26100 a 1 MHz TX_CLK is generated to be
used in the baseband controller to clock out the transmit
data on TX_DATA.

The serial interface to the baseband controller is a JTAG
interface. This interface is used toinitialize and control the
PCF26100 and subsequently the radio. The channel
information received from theJTAG interface is converted
and forwarded to the radio 3-wire S-bus interface.

The timing control signals to the UAA3558 radio are
generated in the PCF26100. For this a minimum number
of reference timing signals from the baseband controller
are used. The exact timing of the control signals is
programmable in the PCF26100.

The PCF26100 converts the digital transmit data from the
baseband controller to analog gaussian shaped transmit
data to the radio.

The analog RSSI from the radio is converted to digital and
made available to the baseband controller via the JTAG
interface.

The digital power amplifier control information
communicated from the baseband controller to the
PCF26100isconvertedto an analog control voltageforthe
radio.

The PCF26100 provides an identification number, which
can be read by the baseband controller through the JTAG
interface.

For frequency compensation and tuning, the PCF26100
provides a tuning capability on the system oscillator.

6.2 BlueRF pin mapping
Table 2 Adapter and BlueRF unidirectional pin mapping.

ADAPTER TO

BASEBAND PIN NAME

POR_EXT BnPWR
POR not applicable
LPO_CLK not applicable
SYS_CLK not applicable
SYS_CLK_REQ BXTLEN
TX_CLK BRCLK
TX_DATA BTXD/BDATA1
RX_DATA BRXD
SYNTH_ON BSEN
PX_ON BPKTCTL/BDATA2
SI_CMS BnDEN
SI_CLK BDCLK
SI_CDI BMOSI/BDDATA
SI_CDO BMISO
VIO_POWER not applicable

BLUERF PIN NAME JTAG

UNIDIRECTIONAL

RXMODE 2

2001 Jun 19 8

Philips Semiconductors Preliminary specification

Bluetooth Adapter IC PCF26100

6.3 Timing

The timing for the radio is generated in the PCF26100 using a minimal number of baseband signals. The channel
programming is received from the JTAG serial interface. The SYNTH_ON signal is used to determine the start and end
of the packet. The radio SLCCTR signals is also controlled with PX_ON.

handbook, full pagewidth

JTAG

SYNTH_ON

PX_ON

TX_DATA

RX_DATA

S_xxx

REF_CLK

S_EN

T_SW

RX packetTX packet

t

1

t

2

t

5

t

17

t

3

t

6

t

7

t

9

t

1

t

2

t

5

t

18

t

3

t

6

t

8

t

9

T_GFSK

R_DATA

SLCCTR

RSSI

TX_CLK

t

10

t

10

t

11

Fig.3 Detailed timing diagram.

2001 Jun 19 9

t

12

t

13

t

4

t

12

t

14

MGT756