Philips HEF4067BU, HEF4067BT, HEF4067BPB, HEF4067BP, HEF4067BDB Datasheet

INTEGRATED CIRCUITS

DATA SHEET

For a complete data sheet, please also download:

∙The IC04 LOCMOS HE4000B Logic Family Specifications HEF, HEC

∙The IC04 LOCMOS HE4000B Logic Package Outlines/Information HEF, HEC

HEF4067B MSI

16-channel analogue multiplexer/demultiplexer

Product specification			January 1995
File under Integrated Circuits, IC04

Philips Semiconductors	Product specification
16-channel analogue	HEF4067B
multiplexer/demultiplexer	MSI

DESCRIPTION

The HEF4067B is a 16-channel analogue multiplexer/demultiplexer with four address inputs (A0 to

A3), an active LOW enable input (E), sixteen independent inputs/outputs (Y0 to Y15) and a common input/output (Z).

Fig.1 Functional diagram.

The device contains sixteen bidirectional analogue switches, each with one side connected to an independent input/output (Y0 to Y15) and the other side connected to the common input/output (Z).

With E LOW, one of the sixteen switches is selected (low impedance ON-state) by A0 to A3. All unselected switches are in the high impedance OFF-state. With E HIGH all switches are in the high impedance OFF-state, independent of A0 to A3.

The analogue inputs/outputs (Y0 to Y15 and Z) can swing between VDD as a positive limit and VSS as a negative limit. VDD to VSS may not exceed 15 V.

FAMILY DATA, IDD LIMITS category MSI

See Family Specifications

HEF4067BP(N): 24-lead DIL; plastic (SOT101-1)

HEF4067BD(F): 24-lead DIL; ceramic (cerdip) (SOT94)

HEF4067BT(D): 24-lead SO; plastic (SOT137-1)

( ): Package Designator North America

PINNING
	Y0 to Y15		independent inputs/outputs
	A0 to A3		address inputs
			enable input (active LOW)
	E
	Z		common input/output

Fig.2 Pinning diagram.

January 1995

2

Philips Semiconductors	Product specification
16-channel analogue	HEF4067B
multiplexer/demultiplexer	MSI

Fig.3 Schematic diagram (one switch).

FUNCTION TABLE

				INPUTS				CHANNEL
			A3		A2	A1	A0	ON
	E
	L		L		L	L	L	Y0 − Z
	L		L		L	L	H	Y1 − Z
	L		L		L	H	L	Y2 − Z
	L		L		L	H	H	Y3 − Z
	L		L		H	L	L	Y4 − Z
	L		L		H	L	H	Y5 − Z
	L		L		H	H	L	Y6 − Z
	L		L		H	H	H	Y7 − Z
	L		H		L	L	L	Y8 − Z
	L		H		L	L	H	Y9 − Z
	L		H		L	H	L	Y10 − Z
	L		H		L	H	H	Y11 − Z
	L		H		H	L	L	Y12 − Z
	L		H		H	L	H	Y13 − Z
	L		H		H	H	L	Y14 − Z
	L		H		H	H	H	Y15 − Z
H			X		X	X	X	none

Note

1.H = HIGH state (the more positive voltage) L = LOW state (the less positive voltage) X = state is immaterial

January 1995

3