Philips CD3207BB Datasheet

0 (0)

INTEGRATED CIRCUITS

FB2041

7-bit Futurebus+ transceivers

Product specification

1995 May 25

IC19 Data Handbook

m n r

Philips Semiconductors	Product specification


7-bit Futurebus+ transceiver	FB2041

DESCRIPTION

The FB2041 is a 7-bit bidirectional BTL transceiver and is intended to provide the electrical interface to a high performance wired-OR bus. The FB2041 is an inverting transceiver.

The B-port drivers are Low-capacitance open collectors with controlled ramp and are designed to sink 100mA. Precision band gap references on the B-port insure very good noise margins by limiting the switching threshold to a narrow region centered at 1.55V.

FEATURES

•7-bit BTL transceiver

•Separate I/O on TTL A-port

•Inverting

•Three separate pairs of driver enables in a 1 bit, 3 bit, 3 bit arrangement

•Drives heavily loaded backplanes with equivalent load impedances down to 10Ω.

•High drive 100mA BTL open collector drivers on B-port

•Allows incident wave switching in heavily loaded backplane buses

•Reduced BTL voltage swing produces less noise and reduces power consumption

•Built-in precision band-gap reference provides accurate receiver thresholds and improved noise immunity

•Compatible with IEEE Futurebus+ or proprietary BTL backplanes

•Controlled output ramp and multiple GND pins minimize ground bounce

•Each BTL driver has a dedicated Bus GND for a signal return

•Glitch-free power up/power down operation

•Low ICC current

•Tight output skew

•Supports live insertion

•Pins for the optional JTAG boundary scan function are provided

•High density packaging in plastic Quad Flatpack

QUICK REFERENCE DATA

SYMBOL

PARAMETER

TYPICAL

UNIT

tPLH

Propagation delay

3.7

tPHL

AIn to Bn

2.7

tPLH

Propagation delay

3.4

tPHL

Bn to AOn

3.2

COB

Output capacitance

only)

(B0

IOL

Output current

only)

100

(B0

Standby

AIn to

(outputs Low or High)

ICC

Supply Current

Bn to AOn (outputs Low)

to AOn (outputs High)

ORDERING INFORMATION

PACKAGE	COMMERCIAL RANGE	INDUSTRIAL RANGE	DWG
PACKAGE	VCC = 5V±10%; Tamb = 0 to +70°C	VCC = 5V±10%; Tamb = -40 to +85°C	No.
	VCC = 5V±10%; Tamb = 0 to +70°C	VCC = 5V±10%; Tamb = -40 to +85°C	No.
52-pin Plastic Quad Flatpack	FB2041BB	CD3207BB	SOT379-1

1995 May 25

853-1561 15279

Philips Semiconductors	Product specification

7-bit Futurebus+ transceiver	FB2041

PIN CONFIGURATION

			AO1	AI0	AO0	VLOGIC		VBIAS			OEA1	OEB0		OEB1	(option)TCK	VBUS	(option)TMS			GNDBUS		B0
						CC										CC



			52	51	50	49		48			47	46		45	44	43	42		41		40
LOGIC GND																								BUS GND
LOGIC GND	1																						39	BUS GND
AI1
AI1	2																						38	B1
AI2																								BUS GND
AI2	3																						37	BUS GND
AO2
AO2	4																						36	B2
						7-Bit Transceiver
LOGIC GND	5					7-Bit Transceiver																	35	BUS GND
									FB2041
AO3	6								FB2041														34	B3
LOGIC GND																								BUS GND
LOGIC GND	7																						33	BUS GND
AI3
AI3	8						52-lead PQFP																32	B4
							52-lead PQFP
AI4	9																				31			BUS GND

AO4	10																						30	B5

LOGIC GND	11																						29	BUS GND
AO5
AO5	12																						28	B6
LOGIC GND																								BUS GND
LOGIC GND	13																						27	BUS GND

		14		15	16	17		18		19		20	21		22	23	24	25			26
			AI5	LOGIC GND	AO6	CC		AI6			LOGIC GND	OEA2		TDO (option)	TDI (option)	CC	OEA3			OEB2		OEB3
						CC										CC
						LOGIC V										BUS V
						LOGIC V										BUS V

The B-port interfaces to ªBackplane Transceiver Logicº (See the IEEE 1194.1 BTL standard). BTL features low power consumption by reducing voltage swing (1Vp-p, between 1V and 2V) and reduced capacitive loading by placing an internal series diode on the drivers. BTL also provides incident wave switching, a necessity for high performance backplanes.

There are three separate pairs of driver enables in a 1 bit, 3 bit, 3 bit arrangement. The TTL/BTL output drivers for bit 0 are enabled with

OEA1/OEB1, output drivers for bits 1±2±3 are enabled with

OEA2/OEB2 and output drivers for bits 4±5±6 are enabled with OEA3/OEB3.

The A-port operates at TTL levels with separate I/O. The 3-state

A-port drivers are enabled when OEAn goes High after an extra 6ns delay which is built in to provide a break-before-make function. When OEAn goes Low, A-port drivers become High impedance without any extra delay. During power on/off cycles, the A-port drivers are held in a High impedance state when VCC is below 2.5V.

The B-port has an output enable, OEB0, which affects all seven drivers. When OEB0 is High and OEBn is Low the output driver will be enabled. When OEB0 is Low or if OEBn is High, the B-port drivers will be inactive and at the level of the backplane signal.

To support live insertion, OEB0 is held Low during power on/off cycles to insure glitch free B port drivers. Proper bias for B port drivers during live insertion is provided by the BIAS V pin when at a 5V level while VCC is Low. If live insertion is not a requirement, the BIAS V pin should be tied to a VCC pin.

The LOGIC GND and BUS GND pins are isolated in the package to minimize noise coupling between the BTL and TTL sides. These pins should be tied to a common ground external to the package.

Each BTL driver has an associated BUS GND pin that acts as a signal return path and these BUS GND pins are internally isolated from each other. In the event of a ground return fault, a ªhardº signal failure occurs instead of a pattern dependent error that may be very infrequent and impossible to trouble-shoot.

The LOGIC VCC and BUS VCC pins are also isolated internally to minimize noise and may be externally decoupled separately or simply tied together.

JTAG boundary scan functionality is provided as an option with signals TMS, TCK, TDI and TDO. When this option is not present, TMS and TCK are no-connects (no bond wires) and TDI and TDO are shorted together internally.

1995 May 25

Philips Semiconductors	Product specification

7-bit Futurebus+ transceiver	FB2041

PIN DESCRIPTION

SYMBOL					PIN NUMBER	TYPE	NAME AND FUNCTION

AI0 ± AI6					51, 2, 3, 8, 9, 14, 18	Input	Data inputs (TTL)

AO0 ± AO6					50, 52, 4, 6, 10, 12, 16	Output	3-state outputs (TTL)

			±		40, 38, 36, 34, 32, 30, 28	I/O	Data inputs/Open Collector outputs, High current drive (BTL)
	B0		±	B6	40, 38, 36, 34, 32, 30, 28	I/O
		OEB0			46	Input	Enables the Bn outputs when High

					45	Input	Enables the B0 output when Low
		OEB1			45	Input	Enables the B0 output when Low
					25	Input	Enables the B1 ± B3 outputs when Low
		OEB2			25	Input	Enables the B1 ± B3 outputs when Low
					26	Input	Enables the B4 ± B6 outputs when Low
		OEB3			26	Input	Enables the B4 ± B6 outputs when Low
		OEA1			47	Input	Enables the A0 outputs when High

		OEA2			20	Input	Enables the A1 ± A3 outputs when High

		OEA3			24	Input	Enables the A4 ± A6 outputs when High

BUS GND					41, 39, 37, 35, 33, 31, 29, 27	GND	Bus ground (0V)

LOGIC GND					1, 5, 7, 11, 13, 15, 19	GND	Logic ground (0V)

BUS VCC					23, 43	Power	Positive supply voltage
LOGIC VCC					17, 49	Power	Positive supply voltage
	BIAS V				48	Power	Positive supply voltage

		TMS			42	Input	Test Mode Select (no-connect)

		TCK			44	Input	Test Clock (no-connect)

		TDI			22	Input	Test Data In (shorted to TDO)

		TDO			21	Output	Test Data Out (TDI)

ABSOLUTE MAXIMUM RATINGS

Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted these limits are over the operating free-air temperature range.

SYMBOL		PARAMETER					RATING	UNIT

VCC	Supply voltage						-0.5 to +7.0	V
			AI0 ± AI6, OEB0,			OEAn	-1.2 to +7.0	V
VIN	Input voltage		AI0 ± AI6, OEB0,		OEBn,	OEAn	-1.2 to +7.0	V

				B0 ± B6			-1.2 to +5.5
				B0 ± B6			-1.2 to +5.5
IIN	Input current						-18 to +5.0	mA
VOUT	Voltage applied to output in High output state						-0.5 to +VCC	V
IOUT	Current applied to output in		AO0 ± AO6				48	mA


	Low output state			B0 ± B6			200
	Low output state			B0 ± B6			200
TSTG	Storage temperature						-65 to +150	°C

RECOMMENDED OPERATING CONDITIONS

				COMMERCIAL LIMITS				INDUSTRIAL LIMITS
SYMBOL	PARAMETER				VCC = 5V±10%;				VCC = 5V±10%;			UNIT
SYMBOL				Tamb = 0 to +70°C				Tamb = -40 to +85°C				UNIT
				MIN		TYP	MAX	MIN		TYP	MAX

VCC	Supply voltage			4.5		5.0	5.5	4.5		5.0	5.5	V
		Except		2.0				2.0				V
VIH	High-level input voltage	Except	B0±B6	2.0				2.0				V

		B0 ± B6		1.62		1.55		1.62		1.55
		B0 ± B6		1.62		1.55		1.62		1.55
		Except					0.8				0.8	V
VIL	Low-level input voltage	Except	B0±B6				0.8				0.8	V

		B0 ± B6					1.47				1.47
		B0 ± B6					1.47				1.47
IIK	Input clamp current						-18				-18	mA
IOH	High-level output current	AO0 ± AO6					-3				-3	mA
IOL	Low-level output current	AO0 ± AO6					24				24	mA


		B0 ± B6					100				100
		B0 ± B6					100				100
COB	Output capacitance on B port					6	7			6	7	pF
Tamb	Operating free-air temperature range			0			+70	-40			+85	°C

1995 May 25

Philips Semiconductors	Product specification

7-bit Futurebus+ transceiver	FB2041

FUNCTION TABLE

MODE

INPUTS

OUTPUTS

AIn

OEB0

OEA1

OEA2

OEA3

AOn

Bn*

OEB1

OEB2

OEB3

Bn*

H**

AIn to

H**

AI0 to

H**

AI1 ± AI3 to

H**

AI4 ± AI6 to

H**

Disable

outputs

H**

Disable

outputs

H**

Disable

outputs

H**

Disable

outputs

H**

Input

to AOn

Input

to AO0

Input

to AO1 ± AO3

Input

to AO4 ± AO6

Input

Disable AOn outputs

Disable AO0 outputs

Disable AO1 ± AO3 outputs

Disable AO4 ± AO6 outputs

NOTES:
H	=	High voltage level
L	=	Low voltage level
X	=	Don't care
Z	=	High-impedance (OFF) state

Ð= Input not externally driven

H**	=	Goes to level of pull-up voltage
B*	=	Precaution should be taken to ensure B inputs do not float.
		If they do, they are equal to Low state.

Z = High-impedance (OFF) state

Ð= Input not externally driven

H**	=	Goes to level of pull-up voltage
B*	=	Precaution should be taken to ensure B inputs do not float.
		If they do, they are equal to Low state.

1995 May 25

+ 9 hidden pages