ON Semiconductor NCP3065, NCV3065 Technical data

NCP3065, NCV3065
Up to 1.5 A Constant Current Switching Regulator for LEDs
The NCP3065 is a monolithic switching regulator designed to deliver constant current for powering high brightness LEDs. The device has a very low feedback voltage of 235 mV (nominal) which is used to regulate the average current of the LED string. In addition, the NCP3065 has a wide input voltage up to 40 V to allow it to operate from 12 Vac or 12 Vdc supplies commonly used for lighting applications as well as unregulated supplies such as Lead Acid batteries. The device can be configured in a controller topology with the addition of an external transistor to support higher LED currents beyond the 1.5 A rated switch current of the internal transistor. The NCP3065 switching regulator can be configured in Step−Down (Buck) and Step−Up (boost) topologies with a minimum number of external components.
Features
Integrated 1.5 A Switch
Input Voltage Range from 3.0 V to 40 V
Low Feedback Voltage of 235 mV
CyclebyCycle Current Limit
No Control Loop Compensation Required
Frequency of Operation Adjustable up to 250 kHz
Operation with All Ceramic Output Capacitors or No Output Capacitance
Analog and Digital PWM Dimming Capability
Internal Thermal Shutdown with Hysteresis
Automotive Version Available
Applications
Automotive and Marine Lighting
High Power LED Driver
Constant Current Source
Low Voltage LED Lighting
(Landscape, Path, Solar, MR16 Replacement)
+LED
0.15 W
V
in
Rs
C
in
220 mF
NCP3065
NC I
pk
V
in
FB
= 0.235 V
V
th
SWC SWE
CT
GND
R
CT
2.2 nF
L
D
C
out
22 mF
Cluster
LED
R
sense
0.68 W
D
LED
D
http://onsemi.com
MARKING
DIAGRAMS
8
1
SOIC8
D SUFFIX
CASE 751
8
1
PDIP8
P, P1 SUFFIX
CASE 626
8
1
DFN8
MN SUFFIX
CASE 488
NCP3065 = Specific Device Code A = Assembly Location L, WL = Wafer Lot Y, YY = Year W, WW = Work Week G or G = PbFree Package
(Note: Microdot may be in either location)
3065
ALYWG
G
1
NCP3065
AWL
YYWWG
3065
ALYW G
G
ORDERING INFORMATION
See detailed ordering and shipping information in the package dimensions section on page 15 of this data sheet.
Figure 1. Typical Buck Application Circuit
© Semiconductor Components Industries, LLC, 2008
October, 2008 Rev. 1
1 Publication Order Number:
NCP3065/D
NCP3065, NCV3065
Switch Collector
Switch Emitter
Timing Capacitor
GND
2
3
4
Figure 2. Pin Connections
N.C.
Ipk Sense
+V
CC
Comparator Inverting Input
1
(Top View)
8
7
6
5
8
7
6
5
COMPARATOR
N.C.
Sense
I
pk
V
CC
Comparator Inverting Input
SET dominant
+
0.2 V
COMPARATOR
+
NCP3065
R
Q
S
S
Q
R
Switch Collector
Switch Emitter
Timing Capacitor
NOTE: EP Flag must be tied to GND Pin 4 on PCB
TSD
SET dominant
OSCILLATOR
0.235 V REFERENCE REGULATOR
EP Flag
GND
(Top View)
Figure 3. Pin Connections
1
Switch Collector
2
Switch Emitter
3
CT
Timing Capacitor
4
GND
N.C.
Sense
I
pk
V
CC
Comparator Inverting Input
Figure 4. Block Diagram
PIN DESCRIPTION
Pin No. Pin Name Description
1 Switch Collector Internal Darlington switch collector
2 Switch Emitter Internal Darlington switch emitter
3 Timing Capacitor Timing Capacitor Oscillator Input, Timing Capacitor
4 GND Ground pin for all internal circuits
5 Comparator
6 V
7 Ipk Sense Peak Current Sense Input to monitor the voltage drop across an external resistor to limit the peak
8 N.C. Pin not connected
Inverting Input
CC
Inverting input pin of internal comparator
Voltage supply
current through the circuit
http://onsemi.com
2
NCP3065, NCV3065
MAXIMUM RATINGS (measured vs. pin 4, unless otherwise noted)
Rating
VCC (Pin 6) V
Comparator Inverting Input (Pin 5) V
Darlington Switch Collector (Pin 1) V
Darlington Switch Emitter (Pin 2) (Transistor OFF) V
Darlington Switch Collector to Emitter (Pins 12) V
Darlington Switch Current I
Ipk Sense (Pin 7) V
Timing Capacitor (Pin 3) V
Power Dissipation and Thermal Characteristics
PDIP8 (Note 5)
Thermal Resistance JunctiontoAir
SOIC8 (Note 5)
Thermal Resistance JunctiontoAir
DFN8 (Note 5)
Thermal Resistance JunctiontoAir Thermal Resistance JunctiontoCase
Storage Temperature Range T
Maximum Junction Temperature T
Operating Junction Temperature Range (Note 3)
NCP3065, NCV3065
Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.
1. This device series contains ESD protection and exceeds the following tests: Pin 18: Human Body Model 2000 V per AEC Q100002; 003 or JESD22/A114; A115 Machine Model Method 200 V
2. This device contains latch−up protection and exceeds 100 mA per JEDEC Standard JESD78.
3. The relation between junction temperature, ambient temperature and Total Power dissipated in IC is T
4. The pins which are not defined may not be loaded by external signals
5. 1 oz copper, 1 in
2
copper area
Symbol Value Unit
CC
CII
SWC
SWE
SWCE
SW
IPK
TCAP
0 to +40 V
0.2 to +V
CC
0 to +40 V
0.6 to +V
CC
0 to +40 V
1.5 A
0.2 to VCC + 0.2 V
0.2 to +1.4 V
V
V
°C/W
R
q
JA
100
°C/W
R
q
JA
180
°C/W
R
q
JA
R
q
JC
STG
J(MAX)
T
J
78 14
65 to +150 °C
+150 °C
°C
40 to +125
= TA + R
J
P
q
D
http://onsemi.com
3
NCP3065, NCV3065
ELECTRICAL CHARACTERISTICS (V
Characteristic
= 5.0 V, T
CC
= 40°C to +125°C, unless otherwise specified)
J
Conditions Symbol Min Typ Max Unit
OSCILLATOR
Frequency
(VPin 5 = 0 V, CT = 2.2 nF,
T
= 25°C)
J
Discharge to Charge Current Ratio (Pin 7 to VCC, TJ = 25°C) I
Capacitor Discharging Current (Pin 7 to VCC, TJ = 25°C) I
Capacitor Charging Current (Pin 7 to VCC, TJ = 25°C) I
Current Limit Sense Voltage (TJ = 25°C) (Note 7) V
f
OSC
DISCHG
I
CHG
DISCHG
CHG
IPK(Sense)
110 150 190 kHz
/
5.5 6.0 6.5
1650
275
165 185 235 mV
OUTPUT SWITCH (Note 6)
Darlington Switch Collector to
Emitter Voltage Drop
(ISW = 1.0 A,
T
= 25°C) (Note 6)
J
Collector OffState Current (VCE = 40 V) I
V
SWCE(DROP)
C(OFF)
1.0 1.3 V
0.01 100
COMPARATOR
Threshold Voltage
TJ = 25°C V
TH
235 mV
TJ = 0 to +85°C ±5 %
T
= 40°C to +125°C V
J
Threshold Voltage Line Regulation (VCC = 3.0 V to 40 V) REG
Input Bias Current (Vin = Vth) I
CII in
TH
LiNE
10 +10 %
6.0 6.0 mV
1000 100 1000 nA
TOTAL DEVICE
Supply Current
(VCC = 5.0 V to 40 V,
CT = 2.2 nF, Pin 7 = V
VPin 5 > Vth, Pin 2 = GND,
CC
,
I
CC
7.0 mA
remaining pins open)
Thermal Shutdown Threshold 160 °C
Hysteresis 10 °C
6. Low duty cycle pulse techniques are used during test to maintain junction temperature as close to ambient temperature as possible.
7. The
V
IPK(Sense)
on comparator response time and di/dt current slope. See the Operating Description section for details.
Current Limit Sense Voltage is specified at static conditions. In dynamic operation the sensed current turnoff value depends
8. NCV prefix is for automotive and other applications requiring site and change control.
mA
mA
mA
http://onsemi.com
4
NCP3065, NCV3065
450
400
350
300
250
200
150
FREQUENCY (kHz)
100
50
0
0 1 2 3 4 5 6 7 8 9 1011 12 131415161718 1920
Ct, CAPACITANCE (nF) VCC, SUPPLY VOLTAGE (V)
Figure 5. Oscillator Frequency vs. Oscillator
Timing Capacitor
2.4
2.2
2.0
1.8
VCC = 5.0 V I
= 1 A
E
190
180
170
160
150
140
FREQUENCY (kHz)
130
120
110
Figure 6. Oscillator Frequency vs. Supply
1.25
1.20
1.15
CT = 2.2 nF T
= 25°C
J
21 34 38
Voltage
VCC = 5.0 V I
= 1 A
C
402925161273
1.6
1.4
VOLTAGE DROP (V)
1.2
1.0
TJ, JUNCTION TEMPERATURE (°C) TJ, JUNCTION TEMPERATURE (°C)
Figure 7. Emitter Follower Configuration Output
Darlington Switch Voltage Drop vs. Temperature
2.0
1.9
VCC = 5.0 V T
= 25°C
1.8
1.7
1.6
1.5
1.4
1.3
VOLTAGE DROP (V)
1.2
1.1
1.0
J
IE, EMITTER CURRENT (A) IC, COLLECTOR CURRENT (A)
Figure 9. Emitter Follower Configuration Output
Darlington Switch Voltage Drop vs. Emitter Current
1.10
VOLTAGE DROP (V)
1.05
150100500−50
1.0 150100500−50
Figure 8. Common Emitter Configuration Output Darlington Switch Voltage Drop vs. Temperature
1.5
1.4
1.3
1.2
1.1
1.0
0.9
0.8
VOLTAGE DROP (V)
0.7
0.6
1.51.00.50
0.5
VCC = 5.0 V T
= 25°C
J
1.51.00.50
Figure 10. Common Emitter Configuration
Output Darlington Switch Voltage Drop vs.
Collector Current
http://onsemi.com
5
NCP3065, NCV3065
0.25
0.245
0.24
0.235
0.23
0.225
0.22
, COMPARATOR THRESHOLD VOLTAGE (V)
th
V
0.30
0.28
0.26
0.24
0.22
0.20
0.18
VOLTAGE (V)
, CURRENT LIMIT SENSE
0.16
0.14
ipk(sense)
0.12
V
10 907050 130
TJ, JUNCTION TEMPERATURE (°C) TJ, JUNCTION TEMPERATURE (°C)
1103010 150−30−50
Figure 11. Comparator Threshold Voltage vs.
Temperature
6.0
5.5
5.0
4.5
0.10 20 95 110
Figure 12. Current Limit Sense Voltage vs.
Temperature
65 80
12550355−10−25−40
4.0
3.5
3.0
, SUPPLY CURRENT (mA)
CC
I
2.5
2.0 13 18 23 43
VCC, SUPPLY VOLTAGE (V)
CT = 2.2 nF Pin 5, 7 = V Pin 2 = GND
3833288.03.0
CC
Figure 13. Standby Supply Current vs. Supply Voltage
http://onsemi.com
6
NCP3065, NCV3065
INTRODUCTION
The NCP3065 is a monolithic power switching regulator optimized for LED Driver applications. Its flexible architecture enables the system designer to directly implement a stepup or stepdown topology with a minimum number of external components for driving LEDs. A representative block diagram is shown in Figure 4.
OPERATING DESCRIPTION
The NCP3065 operates as a fixed oscillator frequency output voltage ripple gated regulator. In general, this mode of operation is somewhat analogous to a capacitor charge pump and does not require dominant pole loop compensation for converter stability. The typical operating waveforms are shown in Figure 14. The output voltage waveform shown is for a stepdown converter with the ripple and phasing exaggerated for clarity. During initial converter startup, the feedback comparator senses that the output voltage level is below nominal. This causes the output switch to turn on and off at a frequency and duty cycle controlled by the oscillator, thus pumping up the output filter capacitor. When the feedback voltage level reaches nominal
comparator value, the output switch cycle is inhibited. When the load current causes the output voltage to fall below the nominal value feedback comparator enables switching immediately. Under these conditions, the output switch conduction can be enabled for a partial oscillator cycle, a partial cycle plus a complete cycle, multiple cycles, or a partial cycle plus multiple cycles.
Oscillator
The oscillator frequency and offtime of the output switch are programmed by the value of the timing capacitor C Capacitor C
is charged and discharged by a 1 to 6 ratio
T
internal current source and sink, generating a positive going sawtooth waveform at Pin 3. This ratio sets the maximum t
ON
/(tON+t
) of the switching converter as 6/(6+1) or
OFF
85.7% (typical). The oscillator peak and valley voltage difference is 500 mV typically. To calculate the C
capacitor
T
value for required oscillator frequency, use the equations found in Figure 22. An online NCP3065 design tool can be found at www.onsemi.com, which adds in selecting component values.
.
T
Feedback Comparator Output
IPK Comparator Output
Timing Capacitor, C
Output Switch
Nominal Output Voltage Level
Output Voltage
1
0
1
0
T
On
Off
Startup Operation
Figure 14. Typical Operating Waveforms
http://onsemi.com
7
NCP3065, NCV3065
Peak Current Sense Comparator
Under normal conditions, the output switch conduction is initiated by the Voltage Feedback comparator and terminated by the oscillator. Abnormal operating conditions occur when the converter output is overloaded or when feedback voltage sensing is lost. Under these conditions, the I
Current Sense comparator will protect the Darlington
pk
output Switch. The switch current is converted to a voltage by inserting a fractional ohm resistor, R V
and the Darlington output switch. The voltage drop
CC
across R
is monitored by the Current Sense comparator.
SC
, in series with
SC
If the voltage drop exceeds 200 mV (nom) with respect to V
, the comparator will set the latch and terminate the
CC
output switch conduction on a cycle−by−cycle basis. This Comparator/Latch configuration ensures that the Output Switch has only a single ontime during a given oscillator cycle.
V
turnoff
Resistor
R
s
V
ipk(sense)
The V
Real
on
IPK(Sense)
di/dt slope
Io
t_delay
Current Limit Sense Voltage threshold is
I1
I through the
Darlington
Switch
specified at static conditions. In dynamic operation the sensed current turnoff value depends on comparator response time and di/dt current slope.
Real V
V
turn_off
turnoff
+ V
on Rsc resistor
ipk(sense)
) Rsc @ (t_delay @ dińdt)
Typical Ipk comparator response time t_delay is 350 ns. The di/dt current slope is dependent on the voltage difference across the inductor and the value of the inductor. Increasing the value of the inductor will reduce the di/dt slope.
It is recommended to verify the actual peak current in the application at worst conditions to be sure that the max peak current will never get over the 1.5 A Darlington Switch Current max rating.
Thermal Shutdown
Internal thermal shutdown circuitry is provided to protect the IC in the event that the maximum junction temperature is exceeded. When activated, typically at 165°C, the Darlington Output Switch is disabled. The temperature sensing circuit is designed with some hysteresis. The Darlington Switch is enabled again when the chip temperature decreases under the low threshold. This feature is provided to prevent catastrophic failures from accidental device overheating. It is not intended to be used as a replacement for proper heatsinking.
LED Dimming
The COMP pin of the NCP3065 is used to provide dimming capability. In digital input mode the PWM input signal inhibits switching of the regulator and reduces the average current through the LEDs. In analog input mode a PWM input signal is RC filtered and the resulting voltage is summed with the feedback voltage thus reduces the average current through the LEDs. Figure 15 illustrated the linearity of the digital dimming function with a 200 Hz digital PWM. For further information on dimming control refer to application note AND8298.
800
700
600
500
(mA)
400
LED
I
300
200
100
0
No Output Capacitor Operation
30 9080
DUTY CYCLE (%)
Figure 15.
24 Vin, Vf = 7.2 V
24 Vin, Vf = 3.6 V
12 Vin, Vf = 3.6 V
1007060504020100
A constant current buck regulator such as the NCP3065 focuses on the control of the current through the load, not the voltage across it. The switching frequency of the NCP3065 is in the range of 100−300 kHz which is much higher than the human eye can detect. This allows us to relax the ripple current specification to allow higher peak to peak values. This is achieved by configuring the NCP3065 in a continuous conduction buck configuration with low peak to peak ripple thus eliminating the need for an output filter capacitor. The important design parameter is to keep the peak current below the maximum current rating of the LED. Using 15% peak to peak ripple results in a good compromise between achieving max average output current without exceeding the maximum limit. This saves space and reduces part count for applications that require a compact footprint. (Example: See Figure 17) See application note AND8298 for more information.
Output Switch
The output switch is designed in a Darlington configuration. This allows the application designer to operate at all conditions at high switching speed and low voltage drop. The Darlington Output Switch is designed to switch a maximum of 40 V collector to emitter voltage and current up to 1.5 A.
http://onsemi.com
8
NCP3065, NCV3065
APPLICATIONS
Figures 16 through 24 show the simplicity and flexibility of the NCP3065. Two main converter topologies are demonstrated with actual test data shown below each of the circuit diagrams.
(See Notes 9, 10, 11) StepDown StepUp
t
on
t
off
t
on
C
T
I
L(avg)
I
pk (Switch)
R
SC
L
V
ripple(pp)
Vin* V
ǒ
DI
V
Vin* V
I
L(avg)
I
pk (Switch)
Ǹ
ǒ
L
out
SWCE
t
on
t
off
t
on
ǒ
f
t
off
I
out
0.20
SWCE
DI
L
1
8 f C
) V
) 1
)
O
F
* V
Ǔ
DI
L
2
* V
2
Ǔ
) (ESR)
out
out
CT+
Ǔ
t
on
Figure 16 gives the relevant design equations for the key parameters. Additionally, a complete application design aid for the NCP3065 can be found at www.onsemi.com.
V
) VF* V
out
Vin* V
t
on
t
off
t
on
ǒ
f
) 1
t
off
f
osc
*6
* 343 @ 10
*12
Vin* V
ǒ
tonI
[
t
on
ǒ
I
out
t
off
I
L(avg)
0.20
I
pk (Switch)
SWCE
DI
L
out
) DIL@ ESR
C
O
381.6 @ 10
2
SWCE
Ǔ
) 1
DI
)
2
in
Ǔ
L
Ǔ
t
on
V
out
I
out
9. V
10.V
11.The calculated t
The Following Converter Characteristics Must Be Chosen:
Darlington Switch Collector to Emitter Voltage Drop, refer to Figures 7, 8, 9 and 10.
SWCE
Output rectifier forward voltage drop. Typical value for 1N5819 Schottky barrier rectifier is 0.4 V.
F
must not exceed the minimum guaranteed oscillator charge to discharge ratio.
on/toff
R
2
ǒ
V
TH
V
ńR
ref
R
) 1
1
sense
Ǔ
R
2
ǒ
V
TH
V
ńR
ref
R
1
sense
) 1
Ǔ
Vin Nominal operating input voltage. V
Desired output voltage.
out
I
Desired output current.
out
Desired peaktopeak inductor ripple current. For maximum output current it is suggested that DIL be chosen to be
DI
L
less than 10% of the average inductor current I set by R
. If the design goal is to use a minimum inductance value, let DIL = 2(I
SC
. This will help prevent I
L(avg)
pk (Switch)
from reaching the current limit threshold
). This will proportionally reduce
L(avg)
converter output current capability.
f Maximum output switch frequency. V
ripple(pp)
value since it will directly affect line and load regulation. Capacitor C
Desired peaktopeak output ripple voltage. For best performance the ripple voltage should be kept to a low should be a low equivalent series resistance (ESR)
O
electrolytic designed for switching regulator applications.
Figure 16. Design Equations
http://onsemi.com
9
6x 1R0 ±1%R
0R10
R1 R2 R3 R4 R5 R6 R7
J2
+VIN
J3
GND
J4
+VAUX
J6
ON/OFF
1206 1206 1206 1206 1206 1206 1206
1
C4
0.1 mF
1
1
BC807LT1G
Q1 Q2
R11
1
Figure 17. Buck Demo Board with External Switch Application Schematic
+
C2
220 mF / 50 V
BC817LT1G
NCP3065, NCV3065
MMBT3904LT1G
R15
1 k
U1
8
N.C. SWC
7
5
R9
10 k
I
PK
V
CC
COMP
NCP3065
SOIC8
R14 NU
R13 NU
SWE
TCAP
GND
Q5
1
2
36
4
NTF2955
Q4
D2
CT
MMSD4148
R8
15 k
C3
1.8 nF
MBRS140LT3G
C5 100 pF
R10
1 k0805
L1
470 mH
1208
D1
R12
R
SENSE
C1
0.1 mF
±1%
+
NU
J1
1
+LED
C6
J5
1
LED
J7
1
GND
This design illustrates the NCP3065 being used as a PFET controller, the design has been optimized for continuous current operation with low ripple which allows the output
efficiency with 1 and 2 LEDs and output currents of 350 mA and 700 mA. Additional data and design information can be found of this design in Application Note AND8298.
filter capacitor to be eliminated. Figure 20 illustrates the
Value of Components
Name Value
C1, C4 100 nF, Ceramic Capacitor, 1206
C2
C3 1.8 nF, Ceramic Capacitor, 0805
C5 100 pF, Ceramic Capacitor, 0805
D1 1 A, 40 V Schottky Rectifier
D2 MMSD4148
L1
Q4 NTF2955, PMOSFET, SOT223
NOTE: R
SENSE
220 mF, 50 V, Electrolytic Capacitor
470 mH, DO5022P474ML Coilcraft Inductor
is used to select LED output current, for 350 mA use 680 mW, for 700 mA use 330 mW and for 1000 mA use 220 mW
Test Results (without output capacitor)
Test Condition Results
Line Regulation Vin = 9 V to 35 V, Io = 350 mA 12 mA
Load Regulation Vin = 12 V, Io = 350 mA, Vo = 3 V to 8 V 13 mA
Output Ripple Vin = 9 V to 35 V, Io = 350 mA < 15% I
Efficiency Vin = 12 V, Io = 350 mA, V
= 3 to 8 V > 75%
OUT
Name Value
Q5 MMBT3904LT1G, SOT23
R1
R8 15 k, resistor 0805
R9
R10, R15
R11
R12 R
U1 NCP3065, SOIC8
100 mW, 0.5 W
10 kW, resistor 0805
1 kW, resistor 0805
1.2 kW, resistor 0805
±1%, 1206
SENSE
O
http://onsemi.com
10
NCP3065, NCV3065
88
Figure 18. 1.5 A Buck Demoboard Layout
88
84
V
= 7.2 V, Output Cap 100 mF
80
OUT
76
72
68
EFFICIENCY (%)
64
60
V
= 3.6 V, Output Cap 100 mF
OUT
56
4 8 12 16 20 28 36
24 32
VIN, INPUT VOLTAGE (V)
Figure 20. Efficiency vs. Input Voltage for the 1.5 A
Buck Demo Board at I
= 350 mA, T
out
= 255C, with
A
100 mF Output Capacitor
84
V
= 7.2 V, No Output Cap
OUT
80
76
72
EFFICIENCY (%)
68
V
= 3.6 V, No Output Cap
OUT
64
60
4 8 12 16 20 28 36
24 32
VIN, INPUT VOLTAGE (V)
Figure 19. Efficiency vs. Input Voltage for the 1.5 A
Buck Demo Board at I
= 700 mA, T
out
= 255C,
A
Without Output Capacitor
88
84
80
76
72
V
OUT
EFFICIENCY (%)
68
64
60
4 8 12 16 20 28 36
V
= 7.2 V, Output Cap 100 mF
OUT
= 3.6 V, Output Cap 100 mF
V
, INPUT VOLTAGE (V)
IN
24 32
Figure 21. Efficiency vs. Input Voltage for the 1.5 A Buck Demo Board at I
= 700 mA, T
out
= 255C, with
A
100 mF Output Capacitor
http://onsemi.com
11
0R15
6x 1R0 ±1%R
R1 R2 R3 R4 R5 R6 R7
J2
1
+VIN
J4
C5
0.1 mF
1
GND
J6
1
+VAUX
BC807LT1G
Q1 Q2
J7
R10
1
ON/OFF
1k2
NCP3065, NCV3065
L1
100 mH
U1
8
N.C. SWC
7
I
PK
V
CC
+
C3
220 mF / 50 V
5
COMP
NCP3065
R8
1k0
R11
NU
BC817LT1G
Figure 22. Boost Demo Board Application Schematic
SWE
TCAP
GND
R9
R
SENSE
1
2
36
4
J5
1
LED
MBRS140LT3G
D1
C4
2.2 nF
0.1 mF
D2
MM3Z36VT1G
C2
+
C1
100 mF /
50 V
J1
1
+VOUT
J3
1
GND
Value of Components
Name Value
C1
100 mF/50 V, Electrolytic Capacitor
C2, C5 100 nF, Ceramic Capacitor, 1206
C3
220 mF/50 V, Electrolytic Capacitor
C4 2.2 nF, Ceramic Capacitor, 0805
D1 MBRS140LT3G, Schottky diode
D2 MMSZ36VT1G, Zener diode
L1
100 mH, DO3340P104ML Coilcraft Inductor
Test Results
Test Condition Results
Line Regulation Vin = 10 V to 20 V, Vo = 22 V, I
Output Ripple Vin = 8 V to 20 V, Vo = 22 V, I
Efficiency Vin = 10 to 20 V, I
= 350 mA > 83 %
OAVG
Name Value
Q2 BC817LT1G, SOT23
R1
150 mW, resistor 0.5 W
R8 1 k, resistor 0805
R9 Load current sense resistor, 1206
R10 1.2 k, resistor 0805
U1 NCP3065, SOIC8
= 350 mA 25 mA
OAVG
= 350 mA 50 mA
OAVG
http://onsemi.com
12
Figure 23. Boost Demoboard Layout
NCP3065, NCV3065
95
93
91
89
87
85
83
EFFICIENCY (%)
81
79
77 75
Figure 24. Efficiency vs. Input Voltage for the
V
OUT
16 20
14 22
VIN, INPUT VOLTAGE (V)
Boost Demo Board at I
= 350 mA,
OUT
1812108
= 22 V (6xLED with VF = 3.6 V), T
= 255C
A
http://onsemi.com
13
6x 1R0 ±1%R
0R04
R1 R2 R3 R4 R5 R6 R7
J2
+VIN
J3
GND
J4
+VAUX
J6
ON/OFF
1206 1206 1206 1206 1206 1206
1
C4
0.1 mF
1
1
BC807LT1G
Q1 Q2
R11
1
1k2
0805
Figure 25. Buck Demoboard with External Switch Application Schematic
1 mF / 50 V
+
C2
220 mF / 50 V
BC817LT1G
C7
NCP3065, NCV3065
MMBT3904LT1G
R15
1 k
U1
8
N.C. SWC
+
0.1 mF
R9
10 k 0805
7
5
C8
I
PK
V
CC
COMP
NCP3065
SOIC8
R14 NU
R13
NU
SWE
TCAP
GND
MTB30P06V
Q4
Q5
1
2
CT
36
4
MMSD4148
D2
R8
15 k
C3
1.8 nF
C5 100 pF
R10
PF0504.223NL
L1
1206
D1
MBRS140LT3G
1 k0805
R16 0R15 ±1%
C1
0.1 mF
R12 0R15 ±1%
+LED
+
C6
220 mF /
50 V
LED
J1
1
J5
1
J7
1
GND
Value of Components
Name Value
C1
C1, C4, C8 100 nF, Ceramic Capacitor, 1206
C2, C6
C3 2.2 nF, Ceramic Capacitor, 0805
C5 100 pF, Ceramic Capacitor, 0805
C7
D1 MBRS540LT3G, Schottky Diode
D2 MMSD4148T1G, Diode
L1
Q2 BC817LT1G, SOT23
100 mF, 50 V, Electrolytic Capacitor
220 mF, 50 V, Electrolytic Capacitor
1 mF / 50 V, Ceramic Capacitor, 1206
22 mH
Name Value
Q4 MTB30P06V, P−MOS transistor
Q5 MMBT3904LT1G
R1
R8 6k8, Resistor 0805
R9 10k, Resistor 0805
R10 1k, Resistor 0805
R11 1k2, Resistor 0805
R12, R16
U1 NCP3065, SOIC8
40 mW, Resistor 0.5 W
150 mW, Resistor 0.5 W
Test Results
Test Condition Results
Line Regulation Vin = 8 V to 35 V, Io = 3000 mA < 6%
Output Ripple Vin = 12 V, Io = 3000 mA < 6%
Efficiency Vin = 12 V, Io = 3000 mA > 78%
Short Circuit Current
Vin = 12 V, Rload = 0.15 W
http://onsemi.com
14
Figure 26. 3 A Buck Demoboard Layout
NCP3065, NCV3065
90 88
86 84
82
80
78
76
74
EFFICIENCY (%)
72
70
68 66
Figure 27. Efficiency vs. Input Voltage for the
16 20
14 36
VIN, INPUT VOLTAGE (v)
3 A Buck Demo Board at I
V
OUT
22 3024 28 3226 34
1812108
= 4 V, T
= 255C
A
OUT
= 3 A,
ORDERING INFORMATION
Device Package Shipping
NCP3065MNTXG DFN8
(PbFree)
NCP3065PG PDIP8
(PbFree)
NCP3065DR2G SOIC8
(PbFree)
NCV3065MNTXG DFN8
(PbFree)
NCV3065PG PDIP8
(PbFree)
NCV3065DR2G SOIC8
(PbFree)
†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging
Specifications Brochure, BRD8011/D.
4000 Units / Tape & Reel
50 Units / Rail
2500 Units / Tape & Reel
4000 Units / Tape & Reel
50 Units / Rail
2500 Units / Tape & Reel
http://onsemi.com
15
NOTE 2
T
SEATING PLANE
H
58
B
14
F
A
C
N
D
G
0.13 (0.005) B
NCP3065, NCV3065
PACKAGE DIMENSIONS
8 LEAD PDIP
CASE 62605
ISSUE L
L
J
K
M
M
A
T
M
M
NOTES:
1. DIMENSION L TO CENTER OF LEAD WHEN FORMED PARALLEL.
2. PACKAGE CONTOUR OPTIONAL (ROUND OR SQUARE CORNERS).
3. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
DIM MIN MAX MIN MAX
A 9.40 10.16 0.370 0.400 B 6.10 6.60 0.240 0.260 C 3.94 4.45 0.155 0.175 D 0.38 0.51 0.015 0.020 F 1.02 1.78 0.040 0.070 G 2.54 BSC 0.100 BSC H 0.76 1.27 0.030 0.050 J 0.20 0.30 0.008 0.012 K 2.92 3.43 0.115 0.135 L 7.62 BSC 0.300 BSC M --- 10 --- 10 N 0.76 1.01 0.030 0.040
STYLE 1:
PIN 1. AC IN
2. DC + IN
3. DC - IN
4. AC IN
5. GROUND
6. OUTPUT
7. AUXILIARY
8. V
CC
INCHESMILLIMETERS
__
http://onsemi.com
16
Y
Z
NCP3065, NCV3065
PACKAGE DIMENSIONS
SOIC8 NB
CASE 75107
ISSUE AH
X
B
H
A
58
1
4
G
D
0.25 (0.010) Z
M
S
Y
SXS
0.25 (0.010)
C
SEATING PLANE
M
0.10 (0.004)
M
Y
K
N
X 45
_
M
J
NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: MILLIMETER.
3. DIMENSION A AND B DO NOT INCLUDE MOLD PROTRUSION.
4. MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.
5. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.
6. 75101 THRU 75106 ARE OBSOLETE. NEW STANDARD IS 75107.
MILLIMETERS
DIMAMIN MAX MIN MAX
4.80 5.00 0.189 0.197
B 3.80 4.00 0.150 0.157 C 1.35 1.75 0.053 0.069 D 0.33 0.51 0.013 0.020 G 1.27 BSC 0.050 BSC H 0.10 0.25 0.004 0.010
J 0.19 0.25 0.007 0.010 K 0.40 1.27 0.016 0.050 M 0 8 0 8
____
N 0.25 0.50 0.010 0.020
S 5.80 6.20 0.228 0.244
INCHES
SOLDERING FOOTPRINT*
1.52
0.060
7.0
0.275
0.6
0.024
*For additional information on our PbFree strategy and soldering
details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.
4.0
0.155
1.270
0.050
SCALE 6:1
ǒ
inches
mm
Ǔ
http://onsemi.com
17
IDENTIFICATION
2X
8X
SEATING
PLANE
2X
PIN ONE
C0.10
C0.08
C0.15
A1
TOP VIEW
C0.15
SIDE VIEW
NCP3065, NCV3065
PACKAGE DIMENSIONS
8 PIN DFN, 4x4
CASE 488AF01
ISSUE B
NOTES:
D
A
B
8X
E
NOTE 3
8X
b
0.10 C
0.05 C
8X L
K
8
5
E2
AB
BOTTOM VIEW
1
D2
4
e
A
(A3)
C
1. DIMENSIONS AND TOLERANCING PER ASME Y14.5M, 1994.
2. CONTROLLING DIMENSION: MILLIMETERS.
3. DIMENSION b APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN
0.25 AND 0.30 MM FROM TERMINAL.
4. COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS.
MILLIMETERS
DIM MIN MAX
A 0.80 1.00 A1 0.00 0.05 A3 0.20 REF
b 0.25 0.35
D 4.00 BSC D2 1.91 2.21
E 4.00 BSC E2 2.09 2.39
e 0.80 BSC
K 0.20 −−−
L 0.30 0.50
SOLDERING FOOTPRINT*
4.30
2.21
1
8X
2.39
0.35
DIMENSIONS: MILLIMETERS
*For additional information on our PbFree strategy and soldering
details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.
ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. “Typical” parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including “Typicals” must be validated for each customer application by customer’s technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.
8X
0.63
0.40
0.80
PITCH
2.75
PUBLICATION ORDERING INFORMATION
LITERATURE FULFILLMENT:
Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA
Phone: 3036752175 or 8003443860 Toll Free USA/Canada Fax: 3036752176 or 8003443867 Toll Free USA/Canada Email: orderlit@onsemi.com
N. American Technical Support: 8002829855 Toll Free
USA/Canada
Europe, Middle East and Africa Technical Support:
Phone: 421 33 790 2910
Japan Customer Focus Center
Phone: 81−3−57733850
http://onsemi.com
18
ON Semiconductor Website: www.onsemi.com
Order Literature: http://www.onsemi.com/orderlit
For additional information, please contact your local Sales Representative
NCP3065/D
Loading...