Freescale Semiconductor
Technical Information Center, CH370
1300 N. Alma School Road
Chandler, Arizona 85224
+1-800-521-6274 or +1-480-768-2130
support@freescale.com
Freescale Semiconductor Japan Ltd.
Headquarters
ARCO Tower 15F
1-8-1, Shimo-Meguro, Meguro-ku,
Tokyo 153-0064, Japan
0120 191014 or +81 3 5437 9125
support.japan@freescale.com
Asia/Pacific:
Freescale Semiconductor Hong Kong Ltd.
Technical Information Center
2 Dai King Street
Tai Po Industrial Estate
Tai Po, N.T., Hong Kong
+800 2666 8080
support.asia@freescale.com
For Literature Requests Only:
Freescale Semiconductor Literature Distribution Center
P.O. Box 5405
Denver, Colorado 80217
1-800-441-2447 or 303-675-2140
Fax: 303-675-2150
LDCForFreescaleSemiconductor@hibbertgroup.com
Information in this document is provided solely to enable system and
software implementers to use Freescale Semiconductor products. There are
no express or implied copyright licenses granted hereunder to design or
fabricate any integrated circuits or integrated circuits based on the
information in this document.
Freescale Semiconductor reserves the right to make changes without further
notice to any products herein. Freescale Semiconductor makes no warranty,
representation or guarantee regarding the suitability of its products for any
particular purpose, nor does Freescale Semiconductor assume any liability
arising out of the application or use of any product or circuit, and specifically
disclaims any and all liability, including without limitation consequential or
incidental damages. “Typical” parameters that may be provided in Freescale
Semiconductor data sheets and/or specifications can and do vary in different
applications and actual performance may vary over time. All op erating
parameters, including “Typicals”, must be validated for each customer
application by customer’s technical experts. Freescale Semiconductor does
not convey any license under its patent rights nor the rights of others.
Freescale Semiconductor products are not designed, intended, or authorized
for use as components in systems intended for surgical implant into the body,
or other applications intended to support or sustain life, or for any other
application in which the failure of the Freescale Semiconductor product could
create a situation where personal injury or death may occur. Should Buyer
purchase or use Freescale Semiconductor products for any such unintended
or unauthorized application, Buyer shall indemnify and hold Freescale
Semiconductor and its officers, employees, subsidiaries, affiliates, and
distributors harmless against all claims, costs, damages, and expenses, and
reasonable attorney fees arising out of, directly or indirectly, any claim of
personal injury or death associated with such unintended or unauthorized
use, even if such claim alleges that Freescale Semiconductor was negligent
regarding the design or manufacture of the part.
Freescale™ and the Freescale logo are trademarks of Freescale
Semiconductor, Inc. All other product or service names are the property
of their respective owners.
The MPC5200B is a low cost evaluation board (EVB) for the Freescale MPC5200B microcontroller. It is
intended for use by engineers and software developers to evaluate the features and performance of the
microcontroller.
The MPC5200B integrates the following hardware features with the MPC5200B microcontroller:
•32 Megabyte Flash Memory
•256 Megabyte 132Mhz DDR-SDRAM
•10/100Base-TX Ethernet
•USB1.1
•Serial UART
•I2C (2 Headers)
•I2C EEPROM
•4 General-Purpose LEDs
•PCI 3.3v (2 Standard Slots)
•CAN (2 DB9 Connectors)
•ATA-UDMA4
•PowerPC Debug connection (COP/JTAG)
•AT-Power Supply connection (Molex)
•Ultra-Low Power Mode Circuit
•Boot Flash Recovery Capability
•Power Bypass Capability
•Board Configuration Switches for:
— Clock Control
— Boot Vector Control
— Memory Configuration
The MPC5200B comes pre-loaded with the “U-Boot” open-source universal bootloader resident in local
flash memory allowing the user to download and execute application code. The boot flash recovery feature
is capable of restoring the U-Boot code should it accidentally be erased.
This manual describes the contents of this development kit, the features of the MPC5200B, the basics of
U-Boot, supported operating systems, and other important information regarding the evaluation board.
Freescale Semiconductor1-1
LITE5200B User’s Manual, Rev. 0
Introduction
THIS PAGE INTENTIONALLY LEFT BLANK
1-2Freescale Semiconductor
LITE5200B User’s Manual, Rev. 0
Chapter 2
Development Kit Contents
2.1Kit Contents
The following Items are included in the MPC5200B development kit:
GreenHills RTOS Binary Image
Linux RTOS Binary Image
Wind River RTOS Binary Image
QNX RTOS Binary Image
Kit Contents
Freescale Semiconductor2-1
LITE5200B User’s Manual, Rev. 0
Development Kit Contents
THIS PAGE INTENTIONALLY LEFT BLANK
2-2Freescale Semiconductor
LITE5200B User’s Manual, Rev. 0
Chapter 3
Getting Started
3.1Steps to Getting Started
1. Make sure all Jumpers are set to the positions as indicated in Figure 3-1. No other Jumpers should
be placed on the board.
2. Connect your PC to the 9-pin connector labeled as “UART” ( J3 ) using the supplied serial cable.
3. Connect the 5V power supply supplied with the Lite5200B to the wall outlet.
4. Connect the 5V power supply cable to the J35 Power Connector on the board.
5. Start a terminal application such as HyperTerminal on your PC and set the serial settings to:
•Select Com Port
•Bits per second: 115200
•Handshake/Flow control: NONE
•Data Bits: 8
•Parity: None
•Stop Bits: 1
6. Press the Reset Button labeled “SW2 POR” on the Lite5200B EVB.
7. You should now see the Lite5200B EVB boot messages1 on the terminal window as described in
Figure 3-2
1. Please be aware that the message “Warning - bad CRC, using default environment” will be indicated when default environment is used.
Freescale Semiconductor3-1
LITE5200B User’s Manual, Rev. 0
Getting Started
3-2Freescale Semiconductor
Figure 3-1. Quick Start-Connectors
LITE5200B User’s Manual, Rev. 0
U-Boot 1.1.3 (Jul 11 2005 - 16:46:38)
CPU: MPC5200 v2.1 at 462 MHz
Bus 132 MHz, IPB 132 MHz, PCI 33 MHz
Board: Freescale MPC5200 (Lite5200B)
I2C: 85 kHz, ready
DRAM: 256 MB
FLASH: 32 MB
*** Warning - bad CRC, using default environment
PCI: Bus Dev VenId DevId Class Int
00 1a 1057 5809 0680 00
In: serial
Out: serial
Err: serial
Net: FEC ETHERNET
IDE: Bus 0: OK
Device 0: not available
Device 1: not available
Type "run flash_nfs" to mount root filesystem over NFS
Steps to Getting Started
Hit any key to stop autoboot: 0
=>
Figure 3-2. Power On Reset Splash Screen for U-Boot
8. Type ‘help’<RETURN> at the command prompt for an overview of the available U-Boot
commands
Multiple power connection options are available on the Lite5200B evaluation system.
4.3.1DC Power Jack – J35
The J35 DC power jack provides a 5V, fused, input which is capable of supplying the Lite5200B system.
5V is regulated into 4 separate power domains. Care should be taken to ensure that the supplied voltage
does not exceed 5V.
4.3.2ATX Power Connector – J36
The J36 molex connector provides an interface to any standard commercial of the shelf power ATX
supply.
Table 2. ATX Power Connector – J36
Pin Name
1+12
2GND
3GND
4+5
Note: The connector on the board has pin 1 labeled as pin 4.
Please notice that pin 1 on the board has the square pad and
is nearest SW4. Ignore the pin label on the connector itself.
4.3.3Banana Jacks – J32 J28 J27 J26 J25
Connectors J25, J26, and J28 are provided to allow voltage measurement for each power domains.
Supplies are marked on the board and correspond to the following:
4-2Freescale Semiconductor
LITE5200B User’s Manual, Rev. 0
Table 4-3. Connectors – J32/J28/J27/J26/J25
Memory Configuration
Connector
1
The banana jacks are for monitoring the voltage of the various supplies on the
board. They should not be used for power measurement. Providing power to the
board through the banana jacks will create unsafe conditions since the 5V jack
is not fused and putting power into the 1.5V, 2.5V, and 3.3V jacks will cause a
conflict with the on board regulators
1
J32GNDGND
J25Core Supply1.5 v
J26DDR Power Supply2.5 v
J27Regulated5 v
J28IO Supply3.3 v
DescriptionVoltage
4.3.4PCI +/- 12 Volt Supply Jacks – J5 J8
These supplies provide +12v and -12v to the PCI transceiver IC. This will be required for any cards which
require a separate 12v supply1.
These banana jacks are used to supply +12V and -12V to the PCI connectors. If the ATX power connector
(J36) is used instead of the 5V power input (J35) then power must not be provided on J5.
Since most PCI cards do not require -12V there is usually no need to provide -12V on J8. Many PCI cards
to not require 12V in which case there is no need to provide +12V on J5 or the ATX power connector (36).
Table 4-4. Connectors – J5/J8
ConnectorVoltage
J5+12 v
J8-12 v
4.4Memory Configuration
This section will describe the physical memories implemented in the Lite5200B. For further information
on logical memory organization please refer to Section 5.2, “Memory Map,” on page 5-1.
4.4.1Flash Memory
4.4.1.1Main Flash
The Lite5200B is provided with 32 Megabytes of 8-bit flash in a non-muxed configuration. The memory
uses 2 flash devices connected to CS0 & CS1. These devices are U12 and U16 with CS0 going to U12 and
CS1 going to U16.
1. This 12v supply does not correlate to bus voltage. It is supplied only as a separate power source required by high performance PCI devices.
Note: The MPC5200B does not support 5v PCI devices. Please see Section 4.5.8, “PCI – J13 J14,” on page 4-12.
Freescale Semiconductor4-3
LITE5200B User’s Manual, Rev. 0
Hardware Description
4.4.1.2Backup Flash
A flash recovery mechanism is provided with the Lite5200B. This backup flash allows the recovery of the
flash contents to their original factory contents. This is achieved by connecting a 2 mega-byte flash to CS0,
in addition to the primary 16 mega-byte flash accessible by the developer. If the jumper located at J10 is
moved to the B/U position the main flash is held in reset while CS0 will select the back-up flash device.
If a write occurs while CS0 is asserted and jumper J10 is set to Back Up, the supervisory circuit will place
the back-up flash in reset, and negate the reset to the main flash.
This hardware configuration allows the board to boot from the back-up flash which contains an image of
the original boot-loader which is then copied to DRAM for later programming into main flash.
4.4.2DRAM
256 Megabytes of DDR DRAM is provided on the MPC5200B using 4 132mHz DDR DRAM chips.
These chips are configured so that two 16-bit memories form each 32-bit data word. This configuration is
duplicated on 2 chip selects.
4.4.3EEPROM
A 256x8 EEPROM is connected to the MPC5200B via an I2C interface. This chip is placed for the intent
of storing board identification and ethernet MAC address.
Suggested storage of parameters is as follows:
Table 4-5. EEPROM Storage Guidelines
ByteDataFormat
[15:0]Product IDASCII
[16:22]MAC AddressBinary
[255:23]Unused
4.5Connector Descriptions
4.5.1ATA
The J33 header provides a 40 pin, 3.3V, UDMA4, ATA interface to the MPC5200B through 22 ohm
termination resistors.
4-4Freescale Semiconductor
LITE5200B User’s Manual, Rev. 0
Table 4-6. ATA – J33
Connector Descriptions
Header PinFunction
1RESETATA_5V_RESET2GNDGND
3DD7ATA_5V_DD74DD8ATA_5V_DD8
5DD6ATA_5V_DD66DD9ATA_5V_DD9
7DD5ATA_5V_DD58DD10ATA_5V_DD10
9DD4ATA_5V_DD410DD11ATA_5V_DD11
11DD3ATA_5V_DD312DD12ATA_5V_DD12
13DD2ATA_5V_DD214DD13ATA_5V_DD13
15DD1ATA_5V_DD116DD14ATA_5V_DD14
17DD0ATA_5V_DD018DD15ATA_5V_DD15
19GNDGND20KEYNC
21DMARQATA_5V_DMA_REQ22GNDGND
23DIOW
25DIOR/HDMARD
27IORDY/DDMAR
/STOPATA_5V_IOW24GNDGND
Y/HSTROBE
DY/DSTROBE
MPC5200B Pin
Connection
ATA_5V_IOR26GNDGND
ATA_5V_IOCHRDY28CSELGND
Header PinFunction
MPC5200B Pin
Connection
29DMACKATA_5V_DACK30GNDGND
31INTRQATA_5V_INT_REQ32IOCS165V
33DA1ATA_5V_DA134PDIAG/CBLIDNC
35DA0ATA_5V_DA036DA2ATA_5V_DA2
37CS0ATA_5V_CS038CS1ATA_5V_CS1
39DASPLED
1
This pin is not connected to the MPC5200B
1
40GNDGND
4.5.2CAN Interface
The 2 ISO/DIS 11898 CAN ports provide an isolated 12/24V interface to the MPC5200B through a 2-wire
CAN transceiver. The transceiver IC will convert the differential input to a serial protocol compatible for
communication with the MPC5200B at data-rates up to 1M bit.
Freescale Semiconductor4-5
LITE5200B User’s Manual, Rev. 0
Hardware Description
Table 4-7. CAN Interface – J1/J2
Header PinCAN Function
1NC
2CANL
3GND
4NC
5AC GND
6NC
7CANH
8NC
9NC
10GND
11GND
Note: This is a normal DB9 connector. Pins 10 and 11 are the shell of
the connector and are connected to ground through an inductor.
4.5.3Debug Connector (JTAG/COP) – CN1
The CN1 connector is provided for interface to the MPC5200B through the JTAG connector.
Table 4-8. COP Connector – CN1
PINNAMEPINNAME
1COP_TDO2NC
3COP_TDI4COP_TREST
5NC63.3 V
7COP_TCK8NC
9COP_TMS10NC
11SRESET12GND
13HRESET14NC
15CHKSTOP16GND
4.5.4Ethernet – J6
An 18-wire 10/100 Base-T ethernet connection is provided to the MPC5200B. The ethernet port is
decoupled through a physical layer ethernet transceiver for a network ready connection.
4-6Freescale Semiconductor
LITE5200B User’s Manual, Rev. 0
Connector Descriptions
Table 4-9. Ethernet Connector – J6
PinFunction
1TD+
2TD-
3RD+
4RD-
5AC GND
6AC GND
7AC GND
8AC GND
4.5.4.1Decoupling Ethernet – J9
If it is desired to use the ethernet pins of the MPC5200 for other than ethernet functions the buffer between
the ethernet transceiver and the 5200 must be disabled. This is done by installing a shorting jumper on
header J9. Note that the ETH_TXCLK and ETH_RXCLK signals are hardwired between the MPC5200
and the ethernet transceiver and cannot be disconnected.
In this configuration these pins may be accessible through a general purpose header.
Table 4-10. Ethernet Decoupling Jumper – J9
J910/100 BASE-T
ETHERNET
DECOUPLING
SWITCH
Ethernet transceiver disconnected
10/100 Base-T Setting
DEFAULT SETTING
4.5.4.2Ethernet JTAG – J15
A header is provided on the J15 connector which interfaces to the ethernet transceiver IC. Please refer to
documentation on the LXT971ALE ethernet transceiver for more information.
Freescale Semiconductor4-7
LITE5200B User’s Manual, Rev. 0
Hardware Description
Table 4-11. Ethernet JTAG Connector – J15
PINFunction
1TDI
2TDO
3TMS
4TCK
5TRST
4.5.5I2C J29 J31
Connectors J29 & J31 provide access to the I2C interface on the MPC5200B. Both headers are connected
in parallel to each other and the EEPROM described in Section 4.4.3, “EEPROM,” on page 4-4.
Table 4-12. I2C Connector – J29/J31
PINNAME
1I2C_IO
2I2C_CLK
33.3 V
4GND
4.5.6General Purpose LEDs – D2 D3 D37 D38 D39 D40
General purpose LEDs have been provided for debug and development purposes. The LEDs are driven by
an inverting buffers connected to the MCU pins described in the following table.
Table 4-13. General Purpose LEDs – D37/D38/D39/D40
These headers are provided to allow customer development and analysis test points.
4-8Freescale Semiconductor
LITE5200B User’s Manual, Rev. 0
Table 4-14. Ethernet Port Header – J16
Connector Descriptions
Pin
MPC5200B
Signal
Pin
MPC5200B
Signal
1ETH_TXD[2]2ETH_CRS
3ETH_TXD[3]4ETH_TXEN
5ETH_TXERR6ETH_TXD[0]
7ETH_MDC8ETH_RXDV
9GND10GND
11ETH_MDIO12ETH_RXCLK
13ETH_RXD[1]14ETH_COL
15ETH_RXD[2]16ETH_TXCLK
17ETH_RXD[3]18ETH_RXD[0]
19ETH_RXERR20ETH_TXD[1]
Note: ETH_TXCLK and ETH_RXCLK (J16 pins 12 and 16) cannot be
disconnected from the ethernet transceiver so whatever alternate function uses
these pins on header J16 should expect the added capacitive load of the ethernet
transceiver.
Table 4-15. USB And Timer Port Header – J17
PINNAMEPINNAME
13.3 V2TIMER_2
3TIMER_34TIMER_4
5TIMER_56TIMER_6
7TIMER_78GND
9USB1_OE10USB1_TXN
11USB1_TXP12USB1_RXD
13USB1_RXP14USB1_RXN
15USB1_PORTPWR16USB1_SPEED
17USB1_SUSPEND18USB1_OVRCUR
RENT
193.3 V20GND
Note: R67 must be installed to get the TIMER_3 function to work on pin 3 of J17.
Note: R66 must be installed to get the TIMER_2 function to work on pin 2 of J17.
Freescale Semiconductor4-9
LITE5200B User’s Manual, Rev. 0
Hardware Description
Table 4-16. Address & Data Header – J18
PINNAMEPINNAME
1A202GND
3A214GND
5A226GND
7A238GND
9D010GND
11D112GND
13D214GND
15D316GND
17D418GND
19D520GND
Table 4-17. Data & CS Header – J19
PINNAMEPINNAME
1D62GND
3D74GND
5CS_26GND
7CS_38GND
9RWB_CFG_310GND
11ALE_CFG_412GND
13TS_CFG_514GND
15ACK16GND
17CS_118GND
19GND20GND
Table 4-18. PSC2 - IRQ - Reset Header – J20
PINNAMEPINNAME
1CON_IRQ_02PSC2_0
3CON_IRQ_14PSC2_1
5CON_IRQ_26PSC2_2
7CON_IRQ_38PSC2_3
9PORRESET10PSC2_4
11HRESET123.3 V
13PCI_CLK_3143.3 V
15GND165 V
17GND185 V
19GND20GND
LITE5200B User’s Manual, Rev. 0
4-10Freescale Semiconductor
Table 4-19. PSC3 / IrDA / GPIO Header – J21
PINNAMEPINNAME
1PSC3_02IR_USB_CLK
3PSC3_14IR_RX
5PSC3_26IR_TX
7PSC3_38IRDA_RX
9PSC3_4103.3 V
11PSC3_512ID_CHIP
13PSC3_614NO CONNECT
15PSC3_7163.3 V
17PSC3_818GND
19PSC3_920GND
Table 4-20. Address Header – J22
PINNAMEPINNAME
1A102GND
3A114GND
5A126GND
7A138GND
9A1410GND
11A1512GND
13A1614GND
15A1716GND
17A1818GND
19A1920GND
Connector Descriptions
Table 4-21. ADDRESS LINE A0 - A9 B2B HEADER – J23
PINNAMEPINNAME
1A02GND
3A14GND
5A26GND
7A38GND
9A410GND
11A512GND
13A614GND
15A716GND
17A818GND
19A920GND
Freescale Semiconductor4-11
LITE5200B User’s Manual, Rev. 0
Hardware Description
4.5.8PCI – J13 J14
The MPC5200B supports a single 3.3v PCI device1. The Lite5200B supports two PCI devices by the
addition of external arbitration logic. See Section 4.5.8.1, “PCI Arbiter,” on page 4-13 for further
information.
The PCI arbiter on the Lite5200B utilizes the REQ line from each PCI slot to arbitrate the return GNT from
the MPC5200B. The arbitration logic utilizes a round robin approach in order to ensure that both PCI
devices may communicate with the MPC5200B. For further information on PLD arbitration logic please
refer to the application included in this kit.
Freescale Semiconductor4-13
LITE5200B User’s Manual, Rev. 0
Hardware Description
PCI-1
GNT1
REQ0REQ1
PCI_BUS_REQ
PCI-0
GNT0
Arbiter
PCI_BUS_GRANT
MPC5200B
Figure 4-2. PCI Arbitration
4.5.9UART – J3
The 9 pin D-type connector on J3 provides a connection to PSC1 on the MPC5200B through a transceiver
IC.
Table 4-23. UART – J3
PinFunction
1NC
2RX
3TX
4NC
5GND
6NC
7RTS
8CTS
9NC
Note: The case of connector J3 is grounded through an inductor.
4.5.10USB – J4
A USB interface is provided on J4 which allows connection of a USB device to the MPC5200B USB1
through a USB transceiver IC.
4-14Freescale Semiconductor
LITE5200B User’s Manual, Rev. 0
Switches
4.5.10.1USB Decoupling – J12
If it is desired to use the USB pins of the MPC5200 for other than USB functions the buffer between the
USB transceiver and the MPC5200 must be disabled. This is done by installing a shorting jumper on
header J12. The USB pins of the 5200 are available on J17 as described in Section 4.5.7, “General Purpose
Headers – J16 J17 J18 J19 J20 J21 J22 J23,” on page 4-8.
Table 24. USB Decoupling JUMPER – J12
J12USB Decoupling
4.6Switches
USB Disconnected
Switch
USB active
DEFAULT SETTING
- Section 4.6.1, “Boot Configuration – SW1”
Section 4.6.2, “POR – SW2”
Section 4.6.3, “PLL Control – SW3”
Figure 4-3. Board Layout With Switches Highlighted
Freescale Semiconductor4-15
Section 4.6.4, “Low Power Mode”
LITE5200B User’s Manual, Rev. 0
Hardware Description
4.6.1Boot Configuration – SW1
XLB CLK SEL
SYS PLL CFG
2X FVCO
MOST GRAPHICS
LARGE FLASH
BOOT HIGH
WAITSTATES
BYTE LANE SWAP
WIDE BOOT DATA LANE
MUXED BOOT