PCA9538 Remote 8-Bit I2C AND SMBus Low-power I/O Expander With Interrupt Output,
Reset, and Configuration Registers
1Features2Description
1
•Low Standby Current Consumption of 1 μA Max
•I2C to Parallel Port Expander
•Open-Drain Active-Low Interrupt Output
•Active-Low Reset Input
•Operating Power-Supply Voltage Range of 2.3 V
to 5.5 V
•5-V Tolerant I/O Ports
•400-kHz Fast I2C Bus
•Two Hardware Address Pins Allow up to Four
Devices on the I2C/SMBus
•Input/Output Configuration Register
•Polarity Inversion Register
•Power-Up With All Channels Configured as Inputs
•No Glitch on Power Up
•Noise Filter on SCL/SDA Inputs
•Latched Outputs With High-Current Drive
Maximum Capability for Directly Driving LEDs
•Latch-Up Performance Exceeds 100 mA Per
JESD 78, Class II
•ESD Protection Exceeds JESD 22
– 2000-V Human-Body Model (A114-A)
– 200-V Machine Model (A115-A)
– 1000-V Charged-Device Model (C101)
This 8-bit I/O expander for the two-line bidirectional
bus (I2C) is designed for 2.3-V to 5.5-V V
operation. It provides general-purpose remote I/O
expansion for most microcontroller families via the I2C
interface [serial clock (SCL), serial data (SDA)].
The PCA9538 consists of one 8-bit Configuration
(input or output selection), Input Port, Output Port,
and Polarity Inversion (active high or active low)
registers. At power on, the I/Os are configured as
inputs. However, the system master can enable the
I/Os as either inputs or outputs by writing to the I/O
configuration bits. The data for each input or output is
kept in the corresponding Input Port or Output Port
register. The polarity of the Input Port register can be
inverted with the Polarity Inversion register. All
registers can be read by the system master.
The system master can reset the PCA9538 in the
event of a timeout or other improper operation by
asserting a low in the RESET input. The power-on
reset puts the registers in their default state and
initializes the I2C/SMBus state machine. The RESET
pin causes the same reset/initialization to occur
without powering down the part.
The PCA9538 open-drain interrupt (INT) output is
activated when any input state differs from its
corresponding Input Port register state and is used to
indicate to the system master that an input state has
changed.
CC
1
An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications,
intellectual property matters and other important disclaimers. PRODUCTION DATA.
Device Information
PART NUMBERPACKAGEBODY SIZE (NOM)
SSOP (16)6.20 mm × 5.30 mm
TCA6424
(1) For all available packages, see the orderable addendum at
the end of the datasheet.
TVSOP (16)3.60 mm × 4.40 mm
SOIC (16)10.30 mm 7.50 mm
TSSOP (16)5.00 mm × 4.40 mm
(1)
PCA9538
SCPS126F –SEPTEMBER 2006–REVISED JUNE 2014
www.ti.com
Table of Contents
1Features.................................................................. 17Parameter Measurement Information ................ 10
INT can be connected to the interrupt input of a microcontroller. By sending an interrupt signal on this line, the
remote I/O can inform the microcontroller if there is incoming data on its ports without having to communicate via
the I2C bus. Thus, the PCA9538 can remain a simple slave device.
The device outputs (latched) have high-current drive capability for directly driving LEDs. It has low current
consumption.
Two hardware pins (A0 and A1) are used to program and vary the fixed I2C address and allow up to four devices
to share the same I2C bus or SMBus.
5Pin Configuration and Functions
NAME
A0115Address input. Connect directly to VCCor ground.
A1216Address input. Connect directly to VCCor ground.
SCL1412Serial clock bus. Connect to VCCthrough a pullup resistor.
SDA1513Serial data bus. Connect to VCCthrough a pullup resistor.
V
CC
PIN
Pin Functions
NO.
QSOP (DBQ),
SSOP (DB),
TSSOP (PW),
OR
TVSOP (DGV)
1614Supply voltage
QFN (RGT) OR
QFN (RGV)
Product Folder Links: PCA9538
Active-low reset input. Connect to VCCthrough a pullup resistor if no
active connection is used.
DESCRIPTION
PCA9538
SCPS126F –SEPTEMBER 2006–REVISED JUNE 2014
6Specifications
www.ti.com
6.1Absolute Maximum Ratings
(1)
over operating free-air temperature range (unless otherwise noted)
MINMAXUNIT
V
CC
V
I
V
O
I
IK
I
OK
I
IOK
I
OL
I
OH
I
CC
θ
JA
(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings
(2) The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.
(3) The package thermal impedance is calculated in accordance with JESD 51-7.
Supply voltage range–0.56V
Input voltage range
Output voltage range
(2)
(2)
–0.56V
–0.56V
Input clamp currentVI< 0–20mA
Output clamp currentVO< 0–20mA
Input/output clamp currentVO< 0 or VO> V
Continuous output low currentVO= 0 to V
Continuous output high currentVO= 0 to V
CC
CC
CC
±20mA
50mA
–50mA
Continuous current through GND–250
Continuous current through V
only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating
conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
mA
6.2Handling Ratings
MINMAXUNIT
T
stg
V
Storage temperature range–65150°C
Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all
(1)
Electrostatic dischargeV
(ESD)
pins
Charged device model (CDM), per JEDEC specification
JESD22-C101, all pins
(2)
02000
01000
(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.
6.3Recommended Operating Conditions
over operating free-air temperature range (unless otherwise noted)
MINMAXUNIT
V
CC
V
IH
V
IL
I
OH
I
OL
T
A
Supply voltage2.35.5V
High-level input voltageV
Low-level input voltageV
SCL, SDA0.7 × V
A0, A1, RESET, P7–P025.5
SCL, SDA–0.50.3 × V
A0, A1, RESET, P7–P0–0.50.8
over operating free-air temperature range (unless otherwise noted)
PARAMETERTEST CONDITIONSV
V
Input diode clamp voltageII= –18 mA2.3 V to 5.5 V–1.2V
IK
V
Power-on reset voltageVI= VCCor GND, IO= 0V
POR
CC
POR
MINTYP
2.3 V1.8
3 V2.6
4.5 V4.1
4.75 V4.1
2.3 V1.7
3 V2.5
4.5 V4
V
P-port high-level output voltage
OH
IOH= –8 mA
(2)
IOH= –10 mA
4.75 V4
SDAVOL= 0.4 V2.3 V to 5.5 V38
2.3 V810
VOL= 0.5 V
P port
(3)
I
OL
VOL= 0.7 V
3 V814
4.5 V817
4.75 V835
2.3 V1013
3 V1019
4.5 V1024
4.75 V1045
INTVOL= 0.4 V2.3 V to 5.5 V310
SCL, SDA±1
I
I
A0, A1, RESET±1
I
P portVI= V
IH
I
P portVI= GND2.3 V to 5.5 V–1μA
IL
VI= VCCor GND2.3 V to 5.5 VμA
CC
2.3 V to 5.5 V1μA
5.5 V104175
I
CC
Operating mode
VI= VCCor GND, IO= 0,
I/O = inputs, f
= 400 kHz, No load
scl
VI= VCCor GND, IO= 0,
I/O = inputs, f
= 100 kHz, No load
scl
3.6 V5090
2.7 V2065
5.5 V60150
3.6 V1540μA
2.7 V820
5.5 V0.251
Standby mode3.6 V0.20.9
Additional current in standby
ΔI
CC
mode
C
SCLVI= VCCor GND2.3 V to 5.5 V45pF
i
SDA5.56.5
C
io
P port89.5
VI= VCCor GND, IO= 0,
I/O = inputs, f
One input at VCC– 0.6 V,
Other inputs at VCCor GND
All LED I/Os at VI= 4.3 V,
f
= 0 kHz
scl
= 0 kHz, No load
scl
2.7 V0.10.8
2.3 V to 5.5 V1.5
5.5 V1
VIO= VCCor GND2.3 V to 5.5 VpF
(1) All typical values are at nominal supply voltage (2.5-V, 3.3-V, or 5-V VCC) and TA= 25°C.
(2) The total current sourced by all I/Os must be limited to 85 mA.
(3) Each I/O must be externally limited to a maximum of 25 mA, and the P port (P7–P0) must be limited to a maximum current of 200 mA.
A.CLincludes probe and jig capacitance.
B.All inputs are supplied by generators having the following characteristics: PRR ≤ 10 MHz, ZO= 50 Ω, tr/tf≤ 30 ns.
C.All parameters and waveforms are not applicable to all devices.
Figure 14. I2C Interface Load Circuit And Voltage Waveforms
A.CLincludes probe and jig capacitance.
B.All inputs are supplied by generators having the following characteristics: PRR ≤ 10 MHz, ZO= 50 Ω, tr/tf≤ 30 ns.
C.All parameters and waveforms are not applicable to all devices.
Figure 15. Interrupt Load Circuit And Voltage Waveforms
A.CLincludes probe and jig capacitance.
B.All inputs are supplied by generators having the following characteristics: PRR ≤ 10 MHz, ZO= 50 Ω, tr/tf≤ 30 ns.
C.The outputs are measured one at a time, with one transition per measurement.
D.All parameters and waveforms are not applicable to all devices.
Figure 16. P-Port Load Circuit And Voltage Waveforms