NSC DS75325N Datasheet

DS75325 Memory Drivers

General Description

The DS75325 is a monolithic memory driver which features high current outputs as well as internal decoding of logic inputs. This circuit is designed for use with magnetic memories.

The circuit contains two 600 mA sink-switch pairs and two 600 mA source-switch pairs. Inputs A and B determine source selection while the source strobe (S1) allows the selected source turn on. In the same manner, inputs C and D determine sink selection while the sink strobe (S2) allows the selected sink turn on.

Sink-output collectors feature an internal pull-up resistor in parallel with a clamping diode connected to V tects the outputs from voltage surges associated with switching inductive loads.

The source stage features Node R which allows extreme flexibility in source current selection by controlling the amount of base drive to each source transistor. This method of setting the base drive brings the power associated with the resistor outside the package thereby allowing the circuit

. This pro-

CC2

June 1992

to operate at higher source currents for a given junction temperature. If this method of source current setting is not desired, then Nodes R and R activating an internal resistor connected from V R. This provides adequate base drive for source currents up to 375 mA with V

CC2

e

can be shorted externally,

INT

15V or 600 mA with V

CC2

to Node

e

24V.

Features

Y

600 mA output capability

Y

24V output capability

Y

Dual sink and dual source outputs

Y

Fast switching times

Y

Source base drive externally adjustable

Y

Input clamping diodes

Y

TTL compatible

DS75325 Memory Drivers

Connection Diagram

Dual-In-Line Package

Top View

Order Number DS75325N

See NS Package Number N14A

TL/F/9755– 2

Truth Table

Address Inputs Strobe Inputs Outputs

Source Sink Source Sink Source Sink

A B C D S1 S2 W X Y Z

L H X X L H ON OFF OFF OFF H L X X L H OFF ON OFF OFF X X L H H L OFF OFF ON OFF X X H L H L OFF OFF OFF ON X X X X H H OFF OFF OFF OFF H H H H X X OFF OFF OFF OFF

HeHigh Level, LeLow Level, XeIrrelevant

Note: Not more than one output is to be on at any one time.

C

1995 National Semiconductor Corporation RRD-B30M115/Printed in U. S. A.

TL/F/9755

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage V

(Note 5) 7V

CC1

(Note 5) 25V

CC2

Input Voltage (Any Address or Strobe Input) 5.5V

Maximum Power Dissipation* at 25

Cavity Package 1509 mW

C

§

Molded Package 1476 mW

*Derate Cavity Package 10.1 mW/§C above 25§C; derate molded package

C above 25§C.

11.8 mW/

§

Storage Temperature Range

Lead Temperature

(Soldering, 10 seconds) 300

Operating Conditions

Temperature (T

DS75325 0

Min Max Units

)

A

b

65§Ctoa150§C

a

70

C

§

C

§

Electrical Characteristics (Notes 2 and 3)

Symbol Parameter Conditions Min Typ Max Units

V

I

OFF

V

I

IH

I

IL

I

CC OFF

I

CC1

I

CC2

High Level Input Voltage

IH

Low Level Input Voltage

IL

Input Clamp Voltage V

I

Source Collectors Terminal V ‘‘Off’’ State Current

(Figures 1

(Figures 3

e

CC1

e

T

25§C

A

e

CC1

(Figure 1)

and

4.5V, V

(Figure 5)

4.5V, V

2)

2V

4)

CC2

e

eb

24V, I

12 mA

IN

b

24V Full Range DS55325 500 mA

DS75325 200 mA

e

T

25§C DS55325 3 150 mA

A

0.8 V

1.3b1.7 V

DS75325 3 200 mA

High Level Sink Output Voltage V

OH

Saturation Voltage Source V

SAT

Outputs R

Saturation Voltage V

SAT

Sink Outputs R

Input Current at Maximum V Input Voltage V

High Level Input Current V

Low Level Input Current V

Supply Current, All Sources V and Sinks ‘‘Off’’

Supply Current from V Either Sink ‘‘On’’ T

Supply Current from V Either Source ‘‘On’’ T

Note 1: ‘‘Absolute Maximum Ratings’’ are those values beyond which the safety of the device cannot be guaranteed. Except for ‘‘Operating Temperature Range’’ they are not meant to imply that the devices should be operated at these limits. The table of ‘‘Electrical Characteristics’’ provides conditions for actual device operation.

Note 2: Unless otherwise specified min/max limits apply across the the DS75325. All typical values are at T

Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis.

Note 4: Only one output at a time should be shorted.

Note 5: Voltage values are with respect to network ground terminal.

Note 6: These parameters must be measured using pulse techniques. t

,V

CC1

CC2,

e

25§C.

A

e

4.5V, V

CC1

e

4.5V, V

CC1

e

24X,

L

& b

I

SOURCE

(Figure 3)

I (Notes 4 and 6)

V

T

V

CC1 L

SINK

CC1 I

CC1

A

CC1 A

e

(Notes 4 and 6)

e

4.5V, V

24X,

&

600 mA

e

5.5V, V

5.5V

(Figure 5)

e

5.5V, V

2.4V

(Figure 5)

e

5.5V, V

0.4V

(Figure 5)

e

5.5V, V

25§C

e

5.5V, V

25§C

e

5.5V, V

25§C

b

e

24V, I

CC2

e

15V, Full Range

CC2

600 mA

e

15V, Full Range

CC2

(Figure 4)

e

24V, Address Inputs 1 mA

CC2

e

24V, Address Inputs 3 40 mA

CC2

e

24V, Address Inputs

CC2

e

24V, V

CC2

(Figure 6)

e

24V, I

CC2

(Figure 7)

e

24V, I

CC2

(Figure 8)

55§Ctoa125§C temperature range for the DS55325 and across the 0§Ctoa70§C range for

e

200 ms, duty cycles2%.

W

e

0mA

OUT

(Figure 2)

19 23 V

0.9 V

e

25§C DS55325 0.43 0.7 V

T

A

DS75325 0.43 0.75 V

0.9 V

e

T

25§C DS55325 0.43 0.7 V

A

DS75325 0.43 0.75 V

Strobe Inputs 2 mA

Strobe Inputs 6 80 mA

b1b

1.6 mA

Strobe Inputs

CC1

V

CC2

e

50 mA,

SINK

eb

SOURCE

50 mA

b2b

3.2 mA

14 22 mA

7.5 20 mA

55 70 mA

32 50 mA

2

Switching Characteristics V

CC1

e

5V, T

e

25§C

A

Symbol Parameter Conditions Min Typ Max Units

t

PLH

t

PHL

t

TLH

t

THL

t

S

Propagation Delay Time, V Low-to-High Level Output C

Propagation Delay Time, V High-to-Low Level Output C

Transition Time, C Low-to-High Level Output R

Transition Time, C High-to-Low Level Output R

Storage Time, Sink Outputs V

e

CC2

e

25 pF

L

e

CC2

e

25 pF

L

e

25 pF Source Outputs, V

L

e

25 pF Source Outputs, V

L

e

CC2

15V, R

(Figure 9)

15V, R

(Figure 9)

15V, R

e

24X, Source Collectors 25 50 ns

L

Sink Outputs 20 45 ns

e

24X, Source Collectors 25 50 ns

L

Sink Outputs 20 45 ns

e

20V,

L

e

24X,C

e

1kX

L

Sink Outputs, V

e

R

24X

L

e

1kX

L

Sink Outputs, V

e

R

24X

L

e

25 pF

L

(Figure 9)

CC2

(Figure 10)

CC2

(Figure 9)

CC2

(Figure 10)

CC2

(Figure 9)

e

15V,

e

20V,

e

15V,

55 ns

715ns

7ns

920ns

15 30 ns

DC Test Circuits

Test Table

ABS1

GND GND 2V

2V 2V GND

FIGURE 1. I

OFF

3

TL/F/9755– 3

DC Test Circuits (Continued)

FIGURE 2. VIHand V

TL/F/9755– 4

OH

Test Table

CDS2Y Z

2V 4.5V GND VOHOPEN

GND 4.5V 2V VOHOPEN

4.5V 2V GND OPEN V

4.5V GND 2V OPEN V

OH

Note 1:

Figure 3

and4parameters must be measured using pulse techniques, t

FIGURE 3. VILand Source V

4

TL/F/9755– 5

SAT

Test Table

ABS1W X

0.8V 4.5V 0.8V GND OPEN

4.5V 0.8V 0.8V OPEN GND

e

200 ms, duty cycles2%.

W

DC Test Circuits (Continued)

Note 1:

Figure 3

and4parameters must be measured using pulse techniques, t

W

Test Table

CDS2 Y Z

0.8V 4.5V 0.8V R

4.5V 0.8V 0.8V OPEN R

FIGURE 4. VILand Sink V

OPEN

L

SAT

e

200 ms, duty cycles2%.

TL/F/9755– 6

5