NSC CLC007AJE-TR13, CLC007AJE Datasheet

CLC007
Serial Digital Cable Driver with Dual Complementary
Outputs

General Description

National’s Comlinear CLC007 is a monolithic, high-speed
cable driver designed for the SMPTE 259M serial digital
video data transmission standard. The CLC007 drives 75Ω
transmission lines (Belden 8281 or equivalent) at data rates
up to 400 Mbps. Controlled output rise andfalltimes(650ps
typical) minimize transition-induced jitter. The output voltage
swing, typically 1.65V, set by an accurate, low-drift internal
bandgap reference, delivers an 800 mV swing to back­matched and terminated 75Ω cable.

The CLC007’s class AB output stage consumes less power
than other designs, 195 mW with all outputs terminated, and
requires no external bias resistors.Thedifferential inputs ac­cept a wide range of digital signals from 200 mV

p-p

to ECL
levels within the specified common-mode limits. All this
make the CLC007 an excellent general purpose high speed
driver for digital applications.

The CLC007 is powered from a single +5V or −5.2V supply
and comes in an 8-pin SOIC package.

Key Specifications

n 650 ps rise and fall times
n Data rates to 400 Mbps
n 2 sets of complimentary outputs
n 200 mV differential input
n Low residual jitter (25 ps

pp

)

Features

n No external pull-down resistors
n Differential input and output
n Low power dissipation
n Single +5V or −5.2V supply
n Replaces GS9007 in most applications

Applications

n Digital routers and distribution amplifiers
n Coaxial cable driver for digital transmission line
n Twisted pair driver
n Digital distribution amplifiers
n SMPTE, Sonet/SDH, and ATM compatible driver
n Buffer applications

Connection Diagram (8-Pin SOIC)

Typical Application

DS100085-1

DS100085-3

Order Number CLC007AJE

See NS Package Number M08A

DS100085-2

July 1998

CLC007 Serial Digital Cable Driver with Dual Complementary Outputs

© 1998 National Semiconductor Corporation DS100085 www.national.com

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required,
please contact the National Semiconductor Sales Office/
Distributors for availability and specifications.

Supply Voltage 6V
Output Current 30 mA
Maximum Junction Temperature +125˚C
Storage Temperature Range −65˚C to +150˚C
Lead Temperature

(Soldering 10 seconds) +300˚C

ESD Rating (Human body Model) 1000V

Package Thermal Resistance

θ

JA

Surface Mount AJE 125˚C

θ

JC

Surface Mount AJE 105˚C/W

Reliability Information

Transistor Count 72
MTTF 254 Mhr

Recommended Operating
Conditions

Supply Voltage Range (VCC–VEE) +4.5V to +5.5V

Electrical Characteristics

(VCC= 0V, VEE= −5V; unless otherwise specified).

Parameter Conditions

Typ

+25˚C

Min/Max

+25˚C

Min/Max

0˚C to

+70˚C

Min/Max

−40˚C to
+85˚C

Units

STATIC PERFORMANCE

Supply Current, Loaded (Notes 5, 7) 39 - - - mA
Supply Current, Unloaded (Note 3) 34 28/37 26/39 26/39 mA
Output HIGH Voltage (V

OH

) (Note 3) −1.7 −2.0/1.4 −2.0/1.4 −2.0/1.4 V

Output Low Voltage (V

OL

) (Note 3) −3.3 −3.6/3.0 −3.6/3.0 −3.6/3.0 V
Input Bias Current (Note 4) 10 30 50 50 µA
Output Swing (Note 3) 1.65 1.55/1.75 1.53/1.77 1.51/1.79 V
Common Mode Input Range Upper Limit −0.7 −0.8 −0.8 −0.8 V
Common Mode Input Range Lower Limit −2.6 −2.5 −2.5 −2.5 V
Minimum Differential Input Swing (Note 5) 200 200 200 200 mV
Power Supply Rejection Ratio (Note 3) 26 20 20 20 dB

AC PERFORMANCE

Output Rise and Fall Time (Notes 3, 6, 7) 650 425/825 400/850 400/850 ps
Overshoot (Note 5) 5

%
Propagation Delay (Note 5) 1.0 ns
Duty Cycle Distortion (Note 5) 50 ps
Residual Jitter (Note 5) 25 - - - ps

pp

MISCELLANEOUS PERFORMANCE

Input Capacitance (Note 5) 1.0 pF
Output Resistance (Note 5) 10 Ω
Output Inductance (Note 5) 6 nH

Note 1: “Absolute Maximum Ratings” are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the devices
should be operated at these limits. The table of “Electrical Characteristics” specifies conditions of device operation.

Note 2: Min/max ratings are based on product characterization and simulation. Individual parameters are tested as noted. Outgoing quality levels are determined
from tested parameters.

Note 3: Spec is 100%tested at +25˚C, sampled tested at +85˚C.
Note 4: Spec is 100%tested at +35˚C at wafer probe.
Note 5: Spec is guaranteed by design.
Note 6: Measured between the 20%and 80%levels of the waveform.
Note 7: Measured with both outputs driving 150Ω, AC coupled at 270 Mbps.

www.national.com 2

Operation

INPUT INTERFACING

The CLC007 has high impedance, emitter-follower buffered,
differential inputs. Single-ended signals may also be input.
Transmission lines supplying input signals must be properly
terminated close to the CLC007. EitherA.C. or D.C. coupling
as in

Figure 2orFigure 3

may be used.

Figures 2, 4

and

Fig-

ure 5

show how Thevenin-equivalent resistor networks are

used to provide input termination and biasing. The input D.C.
common-mode voltage range is 0.8V to 2.5V below the posi­tive power supply (V

cc

). Input signals plus bias should be
kept within the specified common-mode range. For an 800
mV

P-P

input signal, typical input bias levels range from 1.2V

to 2.1V below the positive supply.

Load Type Resistor to VCC(R1) Resistor to VEE(R2)

ECL, 50Ω, 5V, V

T

=2V 82.5Ω 124Ω

ECL, 50Ω, 5.2V, V

T

=2V 80.6Ω 133Ω

ECL, 75Ω, 5V, V

T

=2V 124Ω 187Ω

ECL, 75Ω, 5.2V, V

T

=2V 121Ω 196Ω

800mV

P-P

,50Ω, 5V, VT=1.6V 75.0Ω 154Ω

800mV

P-P

,75Ω, 5V, VT=1.6V 110Ω 232Ω

800mV

P-P

, 2.2KΩ, 5V, VT=1.6V 3240Ω 6810Ω

DS100085-4

FIGURE 1. Input Stage

DS100085-5

FIGURE 2. AC Coupled Input

www.national.com3