Layout Diagram of US4U (Layout version 08)3/A3–8. . . . . . . . . . . . . .
Original 10/98
Page 2 – 5
NHX-7
PAMS
Baseband Module JP3
System Module JP3: Introduction
This document specifices the System module JP3 of the NHX–7 ETACS
cellular phone.
The JP3 System Module comprises the baseband and the RF functions of
the phone.
Baseband Sub-module
The Baseband submodule controls the internal operation of the phone. It
controls the user interface, i.e. LCD driver, keyboard and audio interface
functions. The module performs all signalling towards the system and carries out audio–frequency signal processing. In addition, it controls the operation of the transceiver and stores tuning data for the phone.
The baseband architecture is basically similar to the previous generation.
However, the system specified logical voltage level used is 2.82V and
new features include a improved charging circuit CHAPS and a new power supply circuit PSA.
Technical Documentation
The baseband architecture supports a power saving function called ”extended standby mode”. This sleep mode shuts off the Receiver and part
of the NASTA blocks. The phone is woken up at every FOCC:s first word
and it is ”sleeping” the rest of the time.
The nominal battery voltage in NHX–7 is 3.6V. The actual battery voltage
varies between 3.0 to 4.2V/5.3V depending on the used cell type (Li-Ion
or NiMH) and whether the phone is connected to a charger (limit on 5.3V
with NiMH battery in idle).
Battery charging is controlled by a PWM signal from the MCU. The PWM
duty cycle is determined by a charging software. The PWM signal is fed
to the CHAPS charging switch and through the charging pins to an external charger. There can be two types of chargers connected to the phone.
Standard chargers (two wires) provide coarse supply power, which is
switched by the CHAPS for suitable charging voltage and current.
Advanced chargers (three wires) are equipped with a control input,
through which the phone gives PWM charging control signal to the charger.
Page 2 – 6
Original 10/98
PAMS
NHX-7
Technical Documentation
Block Diagram of baseband
Rf power
supply
EEPROM
4k byte
32 byte
OTP
Rf control Mod/Daf Ref
Clock
VCTCXO
System
14.85 MHz
Baseband Module JP3
Clock
UI
MCU
H8 3093
4kx8 RAM
192k ROM
8 ADC
I/O Ports
Serial ports
PWM
outputs
PSA
Power
Supply
Asic
Data
NASTA
Audio/
Audio
control
McuClk
Rows, Cols, Disp data, Lights, Buzz
Power supply VL,VA
Signalling
BSI, BTEMP
BaseBand
Asic
LcdClk
CHAPS
Charger
Asic
Vbat
Earp
Earn
Ichar
Current
Shunt
Connector
UI Board
Display/
Driver
Keypads
Earphone
Buzzer
Lights
Battery
Battery
Connector
Original 10/98
System Connector:
Mbus,Xmic,Xear ,Mic
Bottom connector
Charger Connector:
Vcharg, Charger cntl, Gnd
Figure 1.
Page 2 – 7
NHX-7
PAMS
Baseband Module JP3
Technical summary
The baseband module consists of VCTCXO module and four ASIC circuits, PSA, CHAPS, NASTA 4.5, EEPROM, and some standard circuits,
DUAL BILATERAL SWITCH (TC7W66F), AUDIO POWER AMPLIFIER
(LM4862) and a Hitachi H8 series controller (H8/3093 MCU).
The MCU includes memories, 192 kbytes ROM and 4 kbytes RAM. It
controls all transceiver functions.
The EEPROM type is 4 kbytes with 32 bytes. The OTP memory is a seri-
2
C–bus type.
al I
The baseband is running from a 2.8 V power rail, which is supplied by a
power controlling asic. In the PSA asic there are two separate power supplies for BaseBand ( VA,VL ) and two externally controllable power supplies for RF (VRX, VTX).
The CHAPS is a charging control ASIC. It is essentially
power switch for controlling charging current, in a mobile phone. CHAPS
is designed for 3 cell Nickel or 1 cell Lithium battery packs.
Technical Documentation
an integrated
The NASTA circuit integrates the Audio and Modem operations. Because
the NASTA supports only one microphone, there are two bilateral
switches to connect the internal microphone or the headset microphone
to the NASTA MIC input. There is an audio power amplifier for EAR and
XEAR lines each. The internal earphone amplifier is a dual ended type
output which is in EAR line and there is transistor buffer in XEAR line.
The VCTCXO module is a voltage and temperature controlled oscillator
which operates as system clock for RF and BaseBand.
All functional blocks of the baseband are mounted on a single multi layer
printed circuit board. All components of the baseband are surface mountable. This board contains also the RF–parts. The B–cover side ( battery
side ) EMC shielding is implemented by using a metallic RF–shields on
the RF–blocks. On the other side the engine is shielded with a aluminium
frame, which makes a contact to a ground ring of the engine board and a
ground plane of the UI–board.
The connections from BaseBand to UI board are fed through a 28–way
2–row board to board spring connector.
Page 2 – 8
Original 10/98
PAMS
NHX-7
Technical Documentation
Modes of Operation
Power off, Standby, Listening and Conversation modes.
– In Power off mode only the circuits needed for power up are supplied.
– In Standby mode the MCU and needed blocks of the NASTA are ac-
tive.
– In Listening mode the receiver and some blocks of the NASTA are ac-
tive.
– In Conversation mode all ICs are active.
Baseband Module JP3
Original 10/98
Page 2 – 9
NHX-7
PAMS
Baseband Module JP3
CTRLU Circuit
The Control block CTRLU controls all functions of the phone.
Block Description
– CTRLU – PWRU
CTRLU controls the watchdog timer in PSA. It sends a negative pulse at
approximately 0,1 s to XPWROFF pin of the PSA to keep the power on. If
CTRLU fails to deliver this pulse, the PSA will remove power from the
system. When power off is requested CTRLU leaves PSA watchdog without reset. After the watchdog has elapsed PSA cuts off the supply voltages from the phone. CTRLU controls also the charger on/off switching in
the PWRU block. Battery charging is controlled by CSW line, which is
PWM–controlled output port.
Technical Documentation
– CTRLU – AUDIO
Interface between microcontroller and the NASTA circuit is bidirectional
8–bit data bus with 4 address lines. Address, data and control lines are
used in microcontroller as I/O–port pins. Data lines direction must be controlled with microcontroller data direction register. Interface includes address outputs NA0–3, data inputs (read) / outputs (write) ND0–7, chip select control output XNCS , read control output XNRD, write control output
XNWR and interrupt input XINT. To minimize power consumption, control
signals XRD and XCS should be in ’0’ state and address output NA0–3
and NWR in ’1’ state and data lines ND0–7 should be inputs .Buzzer is
controlled by BUZZ_DRV PWM signal. Headset adapter is detected by
HSCONN input.
– CTRLU – UIF and DISPLAY
Keyboard is connected directly to the controller. COL 0:3 are output lines
and ROW 0:3 are input lines. Watchdog is updated same time with keyboard scanning (XPWROFF). Keyboard scanning is done by driving one
COL to 0 V at time and ROWs are used to read which key is pressed.
Keyboards lights are controlled by KEYBLIGHT signal and LCD lights by
LCDBLIGHT signal.
LCD controller interface to microcontroller is a bidirectional data line
LCDDA, data serial clock line SCLK output, chip select control LCDENX
output, command or display data control LCDDC output and reset control
LCDRES output.
– CTRLU – RECEIVER
Received signal strength is measured over the RSSI line and intermediate frequency is measured over the IF line.
RX synthesizer and receiver are powered on/off by PSBS_EN line.
Page 2 – 10
Original 10/98
PAMS
NHX-7
Technical Documentation
– CTRLU – SYNTHESIZER
Frequency is controlled by the AFC signal. The synthesizer is controlled
via the synchronous serial bus SDAT/SCLK. The data is latched to the
synthesizer by the positive edge of the SLE line. The TX synthesizers
power on/off is controlled by VTX_ENA signal.
– CTRLU – TRANSMITTER
The transmitter on/off state is detected over the TXI line. The TXE line activates the power module. The power is controlled via the TXC line which
is a PWM–controlled output port (frequency about 9.4 kHz).
Extended standby mode for power saving
The extended standby mode is automatically activated when the phone is
working in the control channel (FOCC). The NASTA runs this function,
switching on/off the receiver’s power supply.
PSPS_EN signal:
– The signal connects the RX regulator on via the PSA when it is in ”1”
state, in ”0” state the RX regulator is off.
Baseband Module JP3
HPD_EN signal:
– The signal controls the RX synthesizers hardware power down function.
When it is in ”1” state the RX synthesizer is powered up, in ”0” state the
RX synthesizer is powered down.
Main Components
MCU
The H8/3093 is a CMOS microcontroller. All the memory needed 192kB
ROM, 4kB RAM) except the EEPROM, is located in the controller. The
MCU operating clock (2.4 MHz) is generated on the NASTA and the
VCTCXO. The H8/3093 is operating in single–chip normal mode (mode
3) 192kbyte address space, so all input/output pins are used as I/O–ports.
Serial interface (M2BUS)
Serial data clock for EEPROM
Parallel data bus for NASTA
Address line for NASTA
Address line for NASTA
Address line for NASTA
Address line for NASTA
NASTA chip select
Write control to NASTA
Read control to NASTA
Keypad outputs
Keypad inputs (Input pullup used)
Serial data clock for lcd driver
Chip select signal for lcd driver
Display or Command data
Data line for lcd driver
TX synthesizer enable. Active
high
Mode selection
Reset from PSA
51EXTALCLKMCU
52XTALNC
53VCCVL
54P63TXE
55P64LIM
Page 2 – 12
External system clock from
NASTA
Transmitter on/off
Battery cut off limit selection
Battery voltage
Charger voltage
Charging current measurement
Battery temperature
Received signal strength
Transmitter state monitor
Headset detecting voltage
Battery size indicator
Interrupt request from NASTA
LCD reset signal
LCD backlight control
Headset switch indicator
Internal microphone control
LCD clock from NASTA
PWM output for buzzer
Serial clock for synthesizer
Charging control PWM
Eeprom data line
Transmitter power control
Headset microphone control
Original 10/98
Page 2 – 13
NHX-7
PAMS
Baseband Module JP3
EEPROM
There is one 4kbyte EEPROM with 32byte OTP memory in the phone.
The EEPROM is a nonvolatile memory in which the tuning data for the
phone is stored. In addition, it contains the short code memory locations
to retain user selectable phone numbers. The OTP memory is ROM area
for identification and security purposes.
Table 1. EEPROM signals:
Pin NoSignalDescription
5SDA
6SCL
I2C bus data
I2C bus clock
PWRU Circuit
Technical Documentation
Power Distribution
The main components of the Power Unit are the PSA ( Power Supply
Asic) and the CHAPS ( Charger Power Switch ).
In normal operation the baseband is powered from the phone‘s battery.
The battery consists of three Nickel Metal Hydride cells. There is also a
possibility to use batteries consisting of one Lithium–Ion cell. An external
charger is used for recharging the battery and supplying power to the
phone. The charger can be either a standard charger that can deliver
around 400 mA or a so called performance charger, which can deliver
supply current up to 850 mA.
The baseband contains components that control the power distribution to
the whole phone excluding those parts that use continuous battery supply. The battery feeds power directly to three parts of the system: PSA,
RF–power amplifier, and UI (buzzer and display and keyboard lights).
The power management circuit CHAPS provides protection against overvoltages, charger failures and pirate chargers etc. that could otherwise
cause damage to the phone.
Signal
name
VBATTBattery
From
To
RF/UIF
Table 2. DC Characteristics of PWRU signals
ParameterMini-
mum
Voltage3.03.65.0/5.3 V
Current3500mA
Typi-
cal
Maxi-
mum
UnitFunction
Supply voltage for RF
and UIF
XRESPSA
MCU,NAST A,UIF
Page 2 – 14
Logic high ”1”0.7*VLVLVPSA is Power On
Mode
Logic low ”0”00.3*VL VPSA is Power Off or
Reset Mode
Original 10/98
PAMS
CHAPS
S
d
NHX-7
Technical Documentation
Table 2. DC Characteristics of PWRU signals (continued)
Signal
PSA
MCU
PSA
MCU
To
Logic high ”1”VL–0.5VLVCutoff limit 5.0 V
Logic low ”0”00.4VCutoff limit 4.6 V
Logic high ”1”0.7*
Logic low ”0”01.2VPower On switch
Logic high ”1”VL–0.5VLVWatchdog counter not
Logic low ”0”00.4VWatchdog counter re-
Logic high ”1”0.7*VLVLVPSA is in Power On
Logic low ”0”00.3*VL VPSA is in Power Off or
name
LIMMCU
XPWRONUIF
XPWR
OFF
PWRONPSA
Baseband Module JP3
ParameterFrom
Minimum
VBAT
Typi-
cal
mum
VBATVPower On switch
open
closed
reset
set ”1” –> ”0”
Mode
Reset mode
FunctionUnitMaxi-
PSBS_EN
(Phone
upporte
Battery
Save)
HPD_ENNAST A
VTX_ENAMCU
VBATSWPSA
VCHARGPSA
ICHARAMPLIFI-
NASTA
PSA
PLL circuit
PSA
MCU
MCU
ER
MCU
Logic high ”1”2.02.90VVRX Enabled
Logic low ”0”00.5VVRX Disabled
Logic high ”1”2.02.90VHarware power down
disabled on PLL circuit
Logic low ”0”00.4VHardware power down
enabled on PLL circuit
Logic high ”1”VL–0.5VLVTX VCO and synthe-
sizer powered on
Logic low ”0”00.4VTX VCO and synthe-
sizer powered off
Voltage02.45V
VBATSW/VBAT di-
vision ratio
Voltage02.8V
VCHRSW switch
resistance
Voltage02.90VCharger Current Mea-
0.4360.450.464
00.251.0Kohm
Switched internally di-
vited VBA T voltage
Switched Charger volt-
age
surement over the
shunt resistor.
TXDMCU
PSA
Original 10/98
Logic high ”1”VL–0.5VLVM2BUS data output,
PSA M2BUS output is
in high–Z state.
Logic low ”0”00.4VM2BUS data output,
PSA M2BUS output is
LOW
Page 2 – 15
NHX-7
MCU
PSA
ACP–9
l
PAMS
Baseband Module JP3
Table 2. DC Characteristics of PWRU signals (continued)
Signal
name
To
RXDPSA
CSWMCU
Battery charging
Acceptable chargers are detected by the software. The absolute maximum input voltage is 30V due to the transient suppressor that is protecting the charger input. At the phone end there is no difference between a
plug–in charger or a desktop charger. The DC–jack pins and bottom connector charging pads are connected together inside the phone. The
charging block diagram is below.
Technical Documentation
ParameterFrom
Minimum
Logic high ”1”2.02.90V
Logic low ”0”00.5V
Logic high ”1”2.02.90V
When a charger is connected, the CHAPS is supplying a startup current
minimum of 130mA to the phone. The startup current provides initial
Page 2 – 16
Original 10/98
PAMS
NHX-7
Technical Documentation
Baseband Module JP3
charging to a phone with an empty battery. The startup circuit charges
the battery until the battery voltage level reaches 3.0V (+/– 0.1V) and the
PSA releases the PURX reset signal and program execution starts.
Charging mode is changed from startup charging to PWM charging that is
controlled by the MCU software. If the battery voltage reaches 3.55V
(3.75V maximum) before the program has taken control over the charging, the startup current is switched off. The startup current is switched on
again when the battery voltage has decreased to 100mV (nominal).
Table 3. Startup characteristics
ParameterSymbolMinTypMaxUnit
VOUT Start– up mode cutoff limitVstart3.453.553.75V
VOUT Start– up mode hysteresis
NOTE: Cout = 4.7 uF
Start–up regulator output current
VOUT = 0V ... Vstart
Vstarthys80100200mV
Istart130165200mA
Battery overvoltage protection
Output overvoltage protection is used to protect phone from damage.
This function is also used to define the protection cutoff voltage for different battery types (Li or Ni). The power switch is immediately turned OFF if
the voltage in VOUT rises above the selected limit VLIM1 or VLIM2.
Table 4. VLIM characteristics
ParameterSymbolLIM inputMinTypMaxUnit
Output voltage cutoff limit (dur-
ing transmission or Li–battery)
Output voltage cutoff limit (no
transmission or Ni–battery)
VLIM1LOW4.44.64.8V
VLIM2HIGH4.85.05.2V
The voltage limit (VLIM1 or VLIM2) is selected by logic LOW or logic
HIGH on the CHAPS (N101) LIM– input pin. Default value is lower limit
VLIM1.
When the switch in output overvoltage situation has once turned OFF, it
stays OFF until the the battery voltage falls below VLIM1 (or VLIM2) and
PWM = LOW is detected. The switch can be turned on again by setting
PWM = HIGH.
Original 10/98
Page 2 – 17
NHX-7
PAMS
Baseband Module JP3
VCH
VCH<VOUT
VOUT
VLIM1 or VLIM2
SWITCH
ONOFF
Technical Documentation
t
t
ON
PWM (32Hz)
Figure above: Battery overvoltage protection
Battery removal during charging
Output overvoltage protection is also needed in case the main battery is
removed when a charger connected or a charger is connected before the
battery is connected to the phone.
With a charger connected, if VOUT exceeds VLIM1 (or VLIM2), the
CHAPS turns switch OFF until the charger input has decreased below
Vpor (nominal 3.0V, maximum 3.4V). The MCU software stops the charging (turn off PWM) when it detects that the battery has been removed.
The CHAPS remains in protection state as long as the PWM stays HIGH
after the output overvoltage situation has occurred.
2. VOUT exceeds limit VLIM(X), switch is turned immediately OFF
3.3VOUT falls (because no battery) , also VCH<Vpor (standard chargers full–rectified
4. Software sets PWM = LOW –> CHAPS does not enter PWM mode
5. PWM low –> Startup mode, startup current flows until Vstart limit reached
6. VOUT exceeds limit Vstart, Istart is turned off
7. VCH falls below Vpor
ON
OFF
2
output). When VCH > Vpor and VOUT < VLIM(X) –> switch turned on again (also PWM
is still HIGH) and VOUT again exceeds VLIM(X).
5
4
Figure above: Battery removal during charging
Different PWM frequencies ( 2Hz and 32 Hz)
When a travel charger (2– wire charger) is used, the power switch is
turned ON and OFF by the PWM input when the PWM rate is 2Hz. When
the PWM is HIGH, the switch is ON and the output current Iout = charger
current – CHAPS supply current. When PWM is LOW, the switch is OFF
and the output current Iout = 0. To prevent the switching transients inducing noise in audio circuitry of the phone soft switching is used.
6
7
t
The performance travel charger (3– wire charger) is controlled with PWM
at a frequency of 32Hz. When the PWM rate is 32Hz CHAPS keeps the
power switch continuously in the ON state.
Original 10/98
Page 2 – 19
NHX-7
PAMS
Baseband Module JP3
SWITCH
PWM (2Hz)
SWITCH
Technical Documentation
ONONONOFFOFF
ON
PWM (32Hz)
Figure 3. Switch control with 2Hz and 32 Hz frequencies (in this case 50% duty cycle)
Charger Current measurement
The charging current measurement is based on the reading of differential
voltages over the shunt resistor at the CHAPS output lines. The voltage is
measured and amplified by a differential amplifier and it is carried to the
MCU A/D converter. Measurement area is up to 1400 mA and 1 A/D bit
equals 1.85 mA. The charging current calibration is done with 0 mA and
500 mA in production test line. When charger is connected the current
measurement connection is activated. The A/D–conversion result and
charging current can be calculated from equations :
A/D readout = 1024 * V
Charging current:
I=(V
ICHAR
– V
(0mA)) * (500mA/(V
ICHAR
ICHAR
/ VREF
(500mA) – V
ICHAR
ICHAR
(0mA))
whereVREF=2.82 V
Page 2 – 20
V
ICHAR
= voltage in ICHAR line
Original 10/98
PAMS
ICHAR
NHX-7
Technical Documentation
NameMinTypMaxUnitNotes
V
ICHAR
From Charger input line
0.460.690.92V
163250334A/D
1.221.441.65V
443522598A/D
1.982.192.39V
718795867A/D
Baseband Module JP3
Table 5. Charger current measurement
Charging current is 0 mA. ( Calibration point )
Charging current is 500 mA. ( Calibration point )
Charging current is 1000 mA.
680k
100k
0R22
CHAPS
Ichar
Battery identification
Different battery types are identified by a pull-down resistor inside the battery pack. The BSI line inside transceiver has a 22k pull-up to VA. The
MCU can identify a battery by reading the BSI line DC–voltage level with
a MCU (D201) A/D–converter.
22k
100k
680k
3k9
12k
+VA
Figure 4. Charger current measurement
1u
Ichar
A/D
conv.
MCU
Original 10/98
Page 2 – 21
Loading...
+ 47 hidden pages
You need points to download manuals.
1 point = 1 manual.
You can buy points or you can get point for every manual you upload.