Old power discrete (ver. 0 ed.7) .................................................................................................................8
Light filtering (ed. 2.0 ver 27)......................................................................................................................9
Power thermal resistor ...............................................................................................................................10
RF IC HELGA (ver. 0.0 ed.2) ...................................................................................................................... 23
RX Front End and Antenna Switch (ver. 0.0 ed.2 ) ............................................................................ 24
Power amplifier detection (ver. 0.2 ed. 3) ........................................................................................ 25
Parts Placement TB3_18, bottom .......................................................................................................... 26
Parts Placement TB3_18, top ................................................................................................................ 27
Test Points TB3_18, top side ................................................................................................................... 28
List of Test Points ........................................................................................................................................ 30
7-System Module and User InterfaceCCS Technical Documentation
Introduction
Electrical Modules
The system module TB3 consists of Radio Frequency (RF) and baseband (BB). User Interface (UI) contains display, keyboard, IR link, vibra, HF/HS connector and audio parts.
FM radio is located on the main PWB TB3.
The electrical part of the keyboard is located in separate UI PWB named TK8. TK8 is connected to radio PWB through spring connectors.
The Baseband blocks provide the MCU, DSP, external memory interface and digital control functions in the UPP ASIC. Power supply circuitry, charging, audio processing and RF
control hard ware are in the UEM ASIC.
The purpose of the RF block is to receive and demodulate the radio frequency signal from
the base station and to transmit a modulated RF signal to the base station.
The UI module is described in this section of the manual.
CCS Technical Documentation7-System Module and User Interface
Temperature Conditions
Specifications are met within range of -10...+55 deg. C ambient temperature
Storage temperature range -40...+70 deg. C
Humidity
Relative humidity range is 5... 95%.
This module is not protected against water. Condensated or splashed water might cause
malfunction momentary. Long term wetness will cause permanent damage.
7-System Module and User InterfaceCCS Technical Documentation
System Module : Baseband
The System module (or Engine) consists of Baseband and RF sub-modules, each described
below.
Baseband Module, technical summary
Main functionality of the baseband is implemented into two ASICs: UPP (Universal Phone
Processor) and UEM (Universal Energy Management).
UPP8M
v2
COMBO
FLASH
128Mbit
Flash
8Mbit
SRAM
Keyboard
Keyboard
Illumination
LCD
Passive colour STN
SIM
Battery
BLD-3
RF Interface
UEMK
1.8 V
IR
Vibra
Accessory
Regulator
Charger
ack
DC
IHF
Mo/St Amp
LM4855
System connector
Tomahawk
Figure 2: Baseband block diagram
FM radio
TEA5767
CIF VV6450
HWA
STV0900
Baseband is running from power rails 2.8V analog voltage and 1.8V I/O voltage. UPP core
voltages can be lowered down to 1.0V, 1.3V and 1.5V. UEM includes 6 linear LDO (Low
Drop-Out) regulator for baseband and 7 regulators for RF. It also includes 4 current
sources for biasing purposes and internal usage. UEM also includes SIM interface which
has supports both 1.8V and 3V SIM cards. Note: 5V SIM cards are no longer supported by
DCT-4 generation baseband.
A real time clock function is integrated into the UEM, which utilizes the same 32kHz
clock supply as the sleep clock. A backup power supply is provided for the RTC-battery,
which keeps the real time clock running when the main battery is removed. The backup
power supply is a rechargeable surface mounted Li-Ion battery. The backup time with the
battery is 30 minutes minimum.
A UEM ASIC handles the analog interface between the baseband and the RF section.
CCS Technical Documentation7-System Module and User Interface
UEM provides A/D and D/A conversion of the in-phase and quadrature receive and transmit signal paths and also A/D and D/A conversions of received and transmitted audio signals to and from the user interface. The UEM supplies the analog TXC and AFC signals to
RF section according to the UPP DSP digital control. Data transmission between the UEM
Technical Summary
Baseband of the RM-37 is running from power rails 2.8V analog voltage and 1.8V I/O
voltage. UPP core voltages can be lowered down to 1.0V, 1.3V and 1.5V. UEM includes 6
linear LDO regulators for baseband and 7 regulators for RF. It also includes 4 current
sources for biasing purposes and internal usage. UEM also includes SIM interface which
has supports both 1.8V and 3V SIM cards.
A real time clock function is integrated into the UEM, which utilizes the same 32kHz
clock supply as the sleep clock. A backup power supply is provided for the RTC-battery,
which keeps the real time clock running when the main battery is removed. The backup
power supply is a rechargeable surface mounted Li-Ion battery. The backup time with the
battery is 30 minutes minimum.
A UEM ASIC handles the analog interface between the baseband and the RF section.
UEM provides A/D and D/A conversion of the in-phase and quadrature receive and transmit signal paths and also A/D and D/A conversions of received and transmitted audio signals to and from the user interface. The UEM supplies the analog TXC and AFC signals to
RF section according to the UPP DSP digital control. Data transmission between the UEM
and the UPP is implemented using two serial busses, DBUS for DSP and CBUS for MCU.
There are also separate signals for PCM coded audio. Digital speech processing is handled
by the DSP inside UPP ASIC. UEM is a dual voltage circuit, the digital parts are running
from the baseband supply 1.8V and the analog parts are running from the analog supply
2.78V. Also VBAT is directly used (Vibra, LED-driver, Audio amplifier).
The baseband supports both internal and external microphone inputs and speaker outputs. Input and output signal source selection and gain control is performed by the UEM
according to control messages from the UPP. Keypad tones, DTMF, and other audio tones
are generated and encoded by the UPP and transmitted to the UEM for decoding. An
external vibra alert control signals are generated by the UEM with separate PWM outputs.
RM-37 has two serial control interfaces: FBUS and MBUS. FBUS can be accessed through
a test pad and the System Connector as described later. The MBUS can be accessed
through the test pads as described in section MBUS Interface
EMC shielding is implemented using a metallized plastic frame. On the other side, the
engine is shielded with PWB grounding.
Environmental Specifications
Temperature Conditions
o
Full functionality through ambient temperature range -10
7-System Module and User InterfaceCCS Technical Documentation
Baseband External and Internal Signals and Connections
This section describes the external and internal electrical connection and interface levels
on the baseband. The electrical interface specifications are collected into tables that
cover a connector or a defined interface.
7-System Module and User InterfaceCCS Technical Documentation
Baseband Functional Description
Modes of Operation
TB3 baseband has six different functional modes:
• No supply
• Back-up
• Acting Dead
• Active
• Sleep
•Charging
No Supply
In NO_SUPPLY mode, the phone has no supply voltage. This mode is due to disconnection
of main battery and backup battery or low battery voltage level in both of the batteries.
Phone is exiting from NO_SUPPLY mode when sufficient battery voltage level is detected.
Battery voltage can rise either by connecting a new battery with VBAT > V
connecting charger and charging the battery above V
Back-up
In BACK_UP mode the backup battery has sufficient charge but the main battery can be
disconnected or empty (VBAT < V
VRTC regulator is disabled in BACK_UP mode. VRTC output is supplied without regulation
from backup battery (VBACK). All the other regulators are disabled in BACK_UP mode.
Acting Dead
If the phone is off when the charger is connected, the phone is powered on but enters a
state called ”Acting Dead”. To the user, the phone acts as if it was switched off. A battery
charging alert is given and/or a battery charging indication on the display is shown to
acknowledge the user that the battery is being charged.
and VBACK > VBU
MSTR
MSTR+
COFF
or by
MSTR+
.
).
Active
In the Active mode the phone is in normal operation, scanning for channels, listening to
a base station, transmitting and processing information. There are several sub-states in
the active mode depending on if the phone is in burst reception or burst transmission.
One of the sub-states of the active mode is FM radio on state. In that case, Audio Amplifier and FM radio are powered on. FM radio circuitry is controlled by the MCU and
13MHz-reference clock is generated in the UPP. VFLASH2 regulator is operating.
CCS Technical Documentation7-System Module and User Interface
In Active mode the RF regulators are controlled by SW writing into EM’s registers wanted
settings: VR1A can be enabled or disabled. VR2 can be enabled or disabled and its output
voltage can be programmed to be 2.78V or 3.3V. VR4 -VR7 can be enabled, disabled, or
forced into low quiescent current mode. VR3 is always enabled in Active mode.
Sleep Mode
Sleep mode is entered when both MCU and DSP are in stand–by mode. Sleep is controlled by both processors. When SLEEPX low signal is detected UEM enters SLEEP mode.
VCORE, VIO and VFLASH1 regulators are put into low quiescent current mode. All the RF
regulators are disabled in SLEEP. When SLEEPX=1 detected UEM enters ACTIVE mode and
all functions are activated.
The sleep mode is exited either by the expiration of a sleep clock counter in the UEM or
by some external interrupt, generated by a charger connection, key press, headset connection etc.
In sleep mode VCTCXOr is shut down and 32 kHz sleep clock oscillator is used as reference clock for the baseband.
Charging
Charging can be performed in any operating mode.
RM-37 supports the standard NMP charger interface.
Supported chargers are ACP-7, ACP-8, ACP-9, ACP-12, LCH-8 and LCH-9.
Charging is controlled by the UEM ASIC and external components are needed for EMC,
reverse polarity and transient protection of the input to the baseband module. The
charger connection is through the system connector interface. The RM-37 baseband is
designed to support DCT3 chargers from an electrical point of view. Both 2- and 3-wire
type chargers are supported.
The operation of the charging circuit has been specified in such a way as to limit the
power dissipation across the charge switch and to ensure safe operation in all modes.
Battery
720 mAh Li-ion battery pack BLD-3 is used in RM-37.
7-System Module and User InterfaceCCS Technical Documentation
Pin numbering of battery pack
Signal namePin numberFunction
VBAT1Positive battery terminal
BSI2Battery capacity measurement (fixed resistor inside the battery
pack)
BTEMP3Battery temperature measurement (measured by ntc resistor
inside pack)
GND4Negative/common battery terminal
BLD-3 battery pack pin order
Figure 5:
Power Up and Reset
Power up and reset is controlled by the UEM ASIC. RM-37 baseband can be powered up
in following ways:
•Press power button which means grounding the PWRONX pin on UEM
•Connect the charger to the charger input
•Supply battery voltage to the battery pin.
•RTC Alarm, the RTC has been programmed to give an alarm
After receiving one of the above signals, the UEM counts a 20ms delay and then enters
its reset mode. The watchdog starts up, and if the battery voltage is greater than Vcoff+,
a 200ms delay is started to allow references etc. to settle. After this delay elapses the
VFLASH1 regulator is enabled.
4(GND)
3(BTEMP)
2(BSI)
1 (+)
500us later VR3, VANA, VIO and VCORE are enabled. Finally the PURX line is held low for
20 ms. This reset, PURX, is fed to the baseband ASIC UPP, resets are generated for the
DSP and the MCU. During this reset phase the UEM forces the VCXO regulator on regardless of the status of the sleep control input signal to the UEM.
The sleep signal from the ASIC is used to reset the flash during power up and to put the
flash in power down during sleep. All baseband regulators are switched on at the UEM
power on except for the SIM regulator that is controlled by the MCU. The UEM internal
CCS Technical Documentation7-System Module and User Interface
watchdog is running during the UEM reset state, with the longest watchdog time
selected. If the watchdog expires, the UEM returns to power off state. The UEM watchdog is internally acknowledged at the rising edge of the PURX signal in order to always
give the same watchdog response time to the MCU.
Power Up with PWR key
When the Power on key is pressed the UEM enters the power up sequence as described in
the previous paragraph. Pressing the power key causes the PWRONX pin on the UEM to
be grounded. The UEM PWRONX signal is not part of the keypad matrix. The power key is
only connected to the UEM. This means that when pressing the power key an interrupt is
generated to the UPP that starts the MCU.
The MCU then reads the UEM interrupt register and notices that it is a PWRONX interrupt. The MCU now reads the status of the PWRONX signal using the UEM control bus,
CBUS. If the PWRONX signal stays low for a certain time the MCU accepts this as a valid
power on state and continues with the SW initialization of the baseband. If the power on
key does not indicate a valid power on situation, the MCU powers off the baseband.
Power Up when Charger is connected
In order to be able to detect and start charging in a case where the main battery is fully
discharged (empty) and hence UEM has no supply (NO_SUPPLY or BACKUP mode of
UEM), charging is controlled by START-UP CHARGING circuitry.
Whenever VBAT level is detected to be below master reset threshold (VMSTR-) charging
is controlled by START_UP charge circuitry. Connecting a charger forces VCHAR input to
rise above charger detection threshold, VCHDET+.
By detection start-up charging is started. UEM generates 100mA constant output current from the connected charger’s output voltage. As battery charges its voltage rises,
and when VBAT voltage level higher than master reset threshold limit (VMSTR+) is
detected START_UP charge is terminated.
Monitoring the VBAT voltage level is done by charge control block (CHACON). MSTRX=‘1’
output reset signal (internal to UEM) is given to UEM’s RESET block when VBAT>VMSTR+
and UEM enters into reset sequence described in section Power Up and Reset.
If VBAT is detected to fall below VMSTR- during start-up charging, charging is cancelled.
It will restart if new rising edge on VCHAR input is detected (VCHAR rising above VCHDET+).
Power Up when Battery is connected
Baseband can be powered up by connecting battery with sufficient voltage. Battery voltage has to be over UEM internal comparator threshold level, Vcoff+. Battery low limit is
specified in Table 2. Battery Voltage Range. When battery voltage is detected, UEM
enters to reset sequence as described in section Power Up and Reset
Phone can be powered up to LOCAL mode by setting BSI resistor 560Ω. This causes MCU
to wake up directly when battery voltage is supplied.
7-System Module and User InterfaceCCS Technical Documentation
RTC Alarm Power Up
If phone is in power off mode when RTC alarm occurs the wake up procedure is as
described in section Power Up and Reset. After baseband is powered on, an interrupt is
given to MCU. When RTC alarm occurs during power on state the interrupt for MCU is
generated.
A/D Channels
The UEM contains the following A/D converter channels that are used for several measurement purpose. The general slow A/D converter is a 10 bit converter using the UEM
interface clock for the conversion. An interrupt will be given at the end of the measurement.
The UEM’s 11-channel analog to digital converter is used to monitor charging functions,
battery functions, user interface and RF functions.
The monitored battery functions are battery voltage (VBATADC), battery type (BSI) and
battery temperature (BTEMP) indication.
The battery type is recognized through a resistive voltage divider. In phone there is a
100kΩ pull up resistor in the BSI line and the battery has a pull down resistor in the
same line. Depending on the battery type the pull down resistor value varies. The battery
temperature is measured in the same way except that the battery has a NTC pull down
resistor in the BTEMP line.
KEYB1&2 inputs are used for keyboard scanning purposes. These inputs are also routed
internally to the miscellaneous block.
The monitored RF functions are PATEMP and VCXOTEMP detection. PATEMP input is used
to measure temperature of the RFIC, the Helga.
CCS Technical Documentation7-System Module and User Interface
FM Radio
The FM radio in the transceiver RM-37 is a single chip electronically tuned FM srereo
radio with fully integrated IF selectivity and demodulation. The FM radio is completely
adjustment free.
It can be tuned into the European FM bands.
The channel tuning and bus data are controlled by UPP. A variable capacitance diode,
two coils and some resistors and capacitors are the external components for the FM
radio.
The audio frequency is fed via UEM to a headset of the phone. The FM radio antenna is
implemented in a cable of the headset.
Figure 6: FM radio
IR Module
The IR interface is designed into the UPP. The IR link supports speeds from 9600 bit/s to
1.152 MBit/s up to distance of 80 cm. Transmission over the IR if half-duplex.
SIM Interface
UEM contains the SIM interface logic level shifting. SIM interface can be programmed to
support 3V and 1.8V SIMs. SIM supply voltage is selected by a register in the UEM. It is
only allowed to change the SIM supply voltage when the SIM IF is powered down.
The SIM power up/down sequence is generated in the UEM. This means that the UEM
generates the RST signal to the SIM. Also the SIMCardDet signal is connected to UEM.
The card detection is taken from the BSI signal, which detects the removal of the battery.
The SIM interface is powered up when the SIMCardDet signal indicates "card in". This
The entire SIM interface locates in two chips: UPP and UEM.
The SIM interface in the UEM contains power up/down, port gating, card detect, data
receiving, ATR-counter, registers and level shifting buffers logic. The SIM interface is the
electrical interface between the Subscriber Identity Module Card (SIM Card) and mobile
phone (via UEM device).
The data communication between the card and the phone is asynchronous half duplex.
The clock supplied to the card is 1.083 MHz or 3.25 MHz.
ACI
Figure 7: SIM interface RM-37
SIM
C5 C6 C7
C1
C3
C2
C8
C4
From
SIM
ASIP
SIMIO
SIMCl
SIMRst
VSIM
BSI
UEM
SIMIF
register
SIMIO
SIMCl
SIMRst
UEM
digital
logic
UEMInt
CBusDa
CBusEnX
CBusClk
SIMIO
SIMClk
SIMR
UIF Block
UPP
ACI is a point-to-point, bi-directional serial bus. ACI has two main features: 1)The insertion and removal detection of an accessory device 2) acting as a data bus, intended
mainly for control purposes. A third function provided by ACI is to identify and authenticate the specific accessory which is connected to the System interface.
CCS Technical Documentation7-System Module and User Interface
External Accessory Regulator
An external LDO Regulator exists for accessory power supply purposes. All ACI-accessories require this power supply. Regulator input is connected to battery voltage VBAT and
output is connected to Vout pin in the system connector. Regulator is controlled via UPP
(On/Off-function).
Accessory Regulator Signals
SignalMin.NomMaxNote
Vout2.70V2.782.86VI
GenIO(0)1.41.81.88
0.6
Figure 8: External Accessory regulation
UPP
Genio(0)
VBAT
Accessory
Regulator
System Connector
External Audio
RM-37 is designed to support fully differential external audio accessory connection by
using Pop-Port [TM] system connector. Pop-Port [TM] connector has serial data bus
called ACI (Accessory Control Interface) for accessory insertion and removal detection
and identification and authentication. ACI line is also used for accessory control purposes. See section ACI, Accessory Control Interface. Audio support from Pop-Port [TM]
system connector:
max
High (ON)
Low (OFF)
Vout
= 150mA
4-wire fully differential stereo audio (used also FM-radio antenna connection)
2-wire differential mic input
External Microphone Connection
The external microphone input is fully differential and lines are connected to the UEM
microphone input MIC2P/N. The UEM (MICB2) provides bias voltage. Microphone input
lines are ESD protected.
Creating a short circuit between the headset microphone signals generates the hook signal. When the accessory is not connected, the UEM resistor pulls up the HookInt signal.
When the accessory is inserted and the microphone path is biased the HookInt signal
decreases to 1.8V due to the microphone bias current flowing through the resistor. When
the button is pressed the microphone signals are connected together, and the HookInt
input will get half of micbias dc value 1.1 V. This change in DC level will cause the Hook-
7-System Module and User InterfaceCCS Technical Documentation
Int comparator output to change state, in this case from 0 to 1. The button can be used
for answering incoming calls but not to initiate outgoing calls.
Figure 9: External microphone connection
HookInt
MICB2
UEM
MIC2P
MIC2N
External Earphone Connections
Headset implementation uses separate microphone and earpiece signals. The accessory is
detected by the HeadInt signal when the plug is inserted (see section ACI, Accessory
Control Interface).
When the accessory is inserted and the microphone path is biased the HookInt signal
decreases to 1.8V due to the microphone bias current flowing through the resistor. When
the button is pressed the microphone signals are connected together, and the HookInt
input will get half of micbias dc value 1.1 V. This change in DC level will cause the HookInt comparator output to change state, in this case from 0 to 1. The button can be used
for answering incoming calls but not to initiate outgoing calls.
CCS Technical Documentation7-System Module and User Interface
Internal Audio
IHF Speaker & Stereo Audio Amplifier
Integrated Hands Free Speaker, 16mm MALT, is used to generate speech audio, alerting
and warning tones in RM-37. Audio amplifier is controlled by the UPP. Speaker capsule is
mounted in the C-cover. Spring contacts are used to connect the IHF Speaker contacts to
the main PWB.
Figure 11: IHF speaker and amplifier
VBAT
UPP
UEM
FM
radio
Control
Interface
XEAR
Stereo Audio
Stereo
audio
Amplifier
2x 22p
1k
100MHz
Ω
2 x var 14V
IHF sp e aker
Internal Microphone
The internal microphone capsule is mounted to in the UI-frame. The microphone is omnidirectional and it’s connected to the UEM microphone input MIC1P/N. The microphone
input is asymmetric and the UEM (MICB1) provides bias voltage. The microphone input
on the UEM is ESD protected. Spring contacts are used to connect the microphone to the
mainPWB.
Figure 12: Internal microphone
Internal Speaker
The internal earpiece is a dynamic earpiece with impedance of 32 ohms. The earpiece
must be low impedance one since the sound pressure is to be generated using current
and not voltage as the supply voltage is restricted to 2.7V. The earpiece is driven directly
7-System Module and User InterfaceCCS Technical Documentation
by the UEM and the earpiece driver in UEM is a bridge amplifier. In RM-37, 8mm PICO
type earpiece is used.
Figure 13: Internal speaker
EARP
UEM
EARN
IHF Speaker & Stereo Audio Amplifier
Integrated Hands Free Speaker, 16mm MALT, is used to generate speech audio, alerting
and warning tones in RM-37. Audio amplifier is controlled by the UPP. Speaker capsule is
mounted in the C-cover. Spring contacts are used to connect the IHF Speaker contacts to
the main PWB.
CCS Technical Documentation7-System Module and User Interface
Camera
Camera is connected to the BB by UIF –bus. UIF is a slow (10MHz bus) which may be
shared with other UI functions (e.g. LCD). This version has unidirectional TX and Rx data
lines and consists of a chip enable, chip select, Tx data, Rx data, data clock and system
clock. Note there is a severe restriction on image transfer in UPP v2 devices due to a
DMA shortcoming. A block transfer mode is available to workaround this but the performance in frame rate terms will not be brilliant.
Figure 15: Camera and HWA connections to the baseband using UIF bus
CamClk 13MHz
Vctrl
EXTCLK
2.8V1.8VGND2.8V1.8VGND
XSHUTDOWN
Camel Dune
Camera Module
Signal descriptions
Chip-select
tional function of CSX during the power up sequence is to determine the communication
mode of the HWA (UIF or CCI/CCP).
CECLK
Image data
Control
TXDA
DACLK
Hardware
Accelerator
RXDA
CSX
CamRxDa
LCDCamClk
BaseBand
LCDCamTxDa
CamCSX
GND
GND
1.8V
2.8V
CSX enables and disables the camera serial bus. CSX is active low. An addi-
DaClk is a serial data clock and is typically set to ExtClk/2. The clock can be driven low when data is not transmitted, but may be running when CSX is inactive as well.
RxDa data-length is 8 bits + D/C-bit. The first bit to be received is D/C-bit which indi-
cates to the camera the status of following 8 bit data. In the case of command data to
camera the D/C-bit is low (‘0’). The camera must not react to received data if D/C-bit is
high (‘1’).
TxDa data-length is 8 bits + TxEnd-bit. The first bit to be transmitted is the TxEnd-bit
which indicates if the data is the last byte from image frame. When a byte is the last
byte of an image frame from the camera, the TxEnd-bit is set high (‘1’). Otherwise the
TxEnd-bit is set low (‘0’) by the camera. The camera can interrupt the baseband by driving TxDa low for at least one ExtClk cycle when not transferring an image. The interrupt
is initiated by the falling edge of the signal.
7-System Module and User InterfaceCCS Technical Documentation
ExtClk is external system clock for the camera module. The clock may be AC or DC coupled. Four fixed frequencies are available (8.4, 9.6, 9.72,13 and 16.8 MHz each within +/
-100kHz).
VCAMDIG is a regulated 1.8V nominal I/O logic supply for the HWA and sensor. Regulator output voltages are seen in Table 5. Global net is named VCAMDIG in schematics and
connected to the sensor’s and HWA’s VIO –interface.
VCtrl is a control signal to place the camera and HWA in their lowest power consumption modes. It must be permissible to pull this signal up if this functionality is not
required.
VANA is a regulated 2.78V nominal voltage from the engine to the camera module.
GND is system GND for camera module.
Memory Block
Security
For the MCU UPP includes ROM, 2 Kbytes, that is used mainly for boot code of MCU. To
speed up the MCU operation small 64-byte cache is also integrated as a part of the MCU
memory interface.
For program memory 8Mbit (512 x 16bit) PDRAM is integrated. RAM block can also be
used as data memory and it is byte addressable. RAM is mainly for MCU purposes but
also DSP has also access to it if needed.
MCU code is stored into external flash memory. Size of the flash is 128Mbit (8k x 16bit)
The HDb16 baseband supports a burst mode flash with multiplexed address/data bus.
Access to the flash memory is performed as 16-bit access. The flash has Read While
Write capabilities, which makes the emulation of EEPROM within the flash easy.
The phone flash program and IMEI codes are software protected using an external security device that is connected between the phone and a PC.
CCS Technical Documentation7-System Module and User Interface
Backup Battery
Backup battery is used in case when main battery is either removed or discharged.
Backup battery is used for keeping real-time clock running for minimum of 30 minutes.
Rechargeable backup battery is connected between UEM VBACK and GND. In UEM
backup battery charging high limit is set to 3.2V. The cut–off limit voltage (V BUCoff–)
for backup battery is 2.0V. Backup battery charging is controlled by MCU by writing into
UEM register.
Li-Ion SMD battery type is used. The nominal capacity of the battery is 0.01 mAh.
Table 28. Backup Battery circuitry
Parameter
Test conditions
Back-up battery voltageVBACK2.433.3V
Back-up battery cut-off limitV_BU
Charging voltage (VBAT ? 3.4V)
Charging currentI
SymbolMinTypMaxUnits
COFF+
V_BU
COFF-
VBU3.13.23.3V
LIMVBU
2.04
1.94
150500mA
2.10
2.0
2.16
2.06
RF Module Introduction
The RF module performs the necessary high frequency operations of the EGSM900/
DCS1800/PCS1900 tripleband engine. Both the transmitter and receiver have been
implemented by using direct conversion architecture which means that the modulator
and demodulator operate at the channel frequency.
The core of the RF is an application-specific integrated circuit, Helga. Another core component is a power amplifier module which includes two amplifier chains, one for
EGSM900 and the other for DCS1800/PCS1900.
V
V
Other key components include
•26 MHz VCTCXO for frequency reference
•3420-3980 MHz SHF VCO (super high frequency voltage controlled oscillator)
•front end module comprising a RX/TX switch and two RF bandpass SAW filters
•three additional SAW filters
The control information for the RF is coming from the baseband section of the engine
through a serial bus, referred later on as RFBus. This serial bus is used to pass the infor-
7-System Module and User InterfaceCCS Technical Documentation
mation about the frequency band, mode of operation, and synthesizer channel for the RF.
In addition, exact timing information and receiver gain settings are transferred through
the RFBus. Physically, the bus is located between the baseband ASIC called UPP and
Helga. Using the information obtained from UPP Helga controls itself to the required
mode of operation and further sends control signals to the front end and power amplifier
modules. In addition to the RFBus there are still other interface signals for the power
control loop and VCTCXO control and for the modulated waveforms.
RF circuitry is located on one side of the 8 layer PWB.
EMC leakage is prevented by using a metal cans. The RF circuits are separated to three
blocks.
•FM radio.
•PA, front end module, LNA and 1900 band SAWs.
•Helga RF IC, VCO, VCTCXO, baluns and balanced filters.
The RF transmission lines constitute of striplines and microstriplines after PA.
The baseband circuitry is located on the one side of the board, which is shielded with a
metallized frame and ground plane of the UI-board.
CCS Technical Documentation7-System Module and User Interface
RF Frequency Plan
RF frequency plan is shown below. The VCO operates at the channel frequency multiplied
by two or four depending on the frequency band of operation. This means that the baseband modulated signals are directly converted up to the transmission frequency and the
received RF signals directly down to the baseband frequency.
7-System Module and User InterfaceCCS Technical Documentation
DC characteristics
Regulators
The transceiver baseband section has a multi function analog ASIC, UEM, which contains
among other functions six pieces of 2.78 V linear regulators and a 4.8 V switching regulator. All the regulators can be controlled individually by the 2.78 V logic directly or
through a control register. Normally, direct control is needed because of switching speed
requirement: the regulators are used to enable the RF-functions which means that the
controls must be fast enough.
The use of the regulators can be seen in the power distribution diagram which is presented in Figure 20, “Power distribution diagram,” on page 48.
The seven regulators are named VR1 to VR7. VrefRF01 and VrefRF02 are used as the reference voltages for the Helga, VrefRF01 (1.35V) for the bias reference and VrefRF02
(1.35V) for the RX ADC (analog-to-digital converter) reference.
The regulators (except for VR7) are connected to the Helga. Different modes of operation
can be selected inside the Helga according to the control information coming through
the RFBus.
Compensated gain variation in receiving band+/- 1.0 dB
86 dB
RF Block Diagram
The block diagram of the RF module can be seen in Chapter on “RF Block Diagram”. The
detailed functional description is given in the following sections
7-System Module and User InterfaceCCS Technical Documentation
Frequency Synthesizers
The VCO frequency is locked by a PLL (phase locked loop) into a stable frequency source
given by a VCTCXO which is running at 26 MHz. The frequency of the VCTCXO is in turn
locked into the frequency of the base station with the help of an AFC voltage which is
generated in UEM by an 11 bit D/A converter. The PLL is located in Helga and it is controlled through the RFBus.
The required frequency dividers for modulator and demodulator mixers are integrated in
Helga.
Loop filter filters out the comparison pulses of the phase detector and generates a DC
control voltage to the VCO. The loop filter determines the step response of the PLL (settling time) and contributes to the stability of the loop.
The frequency synthesizer is integrated in Helga except for the VCTCXO, VCO, and the
loop filter.
Receiver
Each receiver path is a direct conversion linear receiver. From the antenna the received
RF-signal is fed to a front end module where a diplexer first divides the signal to two
separate paths according to the band of operation: either lower, EGSM900 or upper,
DCS1800/PCS1900 path.
Most of the receiver circuitry is included in Helga.
Transmitter
The transmitter consists of two final frequency IQ-modulators and power amplifiers, for
the lower and upper bands separately, and a power control loop. The IQ-modulators are
integrated in Helga, as well as the operational amplifiers of the power control loop. The
two power amplifiers are located in a single module and the power detector, directional
coupler, and loop filter parts of the power control loop are implemented as discrete components on the PWB. In the GMSK mode the power is controlled by adjusting the DC bias
levels of the power amplifiers.
Front End
The front end features include:
- Antenna 50 ohm input
- RX PCS single output, RX EGSM/DCS balanced output
CCS Technical Documentation7-System Module and User Interface
User Interface Modules
UI module consist of a separate 4-layer UI PWB TK8 for RM-37.
The User Interface features a 130 x 130 8bpp (bits per pixel) passive matrix color STN
display, 4096 colours. Interface is using 9-bit data transfer.
The LCD display is connected to transceiver PWB by board-to-board connector.
The diagram below describes the user interface connections.
Figure 24:
IHF
BASEBANDIR
TOMAHAWK
System Connector
Keyboard
LCD
Vibra
UI Board TK8
TK8 includes contacts for the keypad domes and LEDs for keypad illumination. UI board is
connected to main PWB through 16 pole board-to-board connector with springs. Signals
of the connector are described in External and Internal Signals and Connections.
Keyboard
5x4 matrix keyboard is used in RM-37. Key pressing is detected by scanning procedure.
Keypad signals are connected UPP keyboard interface.
7-System Module and User InterfaceCCS Technical Documentation
Figure 25:
Row4
Row3
U
P
P
When no key is pressed row inputs are high due to UPP internal pull-up resistors. The
columns are written zero. When key is pressed one row is pulled down and an interrupt is
generated to MCU. After receiving inte rupt MCU starts scanning procedure. All columns
are first written high and then one column at the time is written down. All other columns except one which was written down are set as inputs.
Rows are read while column at the time is written down. If some row is down it indicates
that key which is at the cross point of selected column and row was pressed. After detect
ing pressed key all register inside the UPP are reset and columns are written back to zero.
CCS Technical Documentation7-System Module and User Interface
LCD & Keypad Illumination
In RM-37 white leds are used for LCD and keypad illumination. For LCD illumination two
leds are used and for keypad six leds.
Figure 27:
VBAT
Cin
DLIGHT
Cosc
V in
En
Cx
Coil
Is
LED Driver
Ext
Schottky
Vovp
FB
Gnd
Cout
Rlcd
LCD Illumination
R
Keyboard Illumination
Current through leds is controlled by transistor circuitry. External transis tor driver circuitry is used as constant current source in order to prevent any change in battery voltage be seen as changing led brightness.
LEDs are controlled by the UEM PWM outputs. Both LEDs are controlled by KLight output
of the UEM. Current flow through the LEDS is set by biasing the transistor and limiting
the current by resistors.
Internal Speaker
The internal earpiece is a dynamic earpiece with an impedance of 32 ohms. The earpiece
is low impedance one since the sound pressure is to be generated using current and not
voltage as the supply voltage is re stricted to 2.7V. The earpiece is driven directly by the
UEM and the ear piece driver in UEM is a bridge amplifier.
Buzzer
Buzzer is used to generate alerting tones and melodies to indicate incom ing call. It is
also used to generate keypress and warning tones for the user. Buzzer is controlled by
PWM (Pulse Width Modulation) signal generated by the buzzer driver of the UEM. Target
SPL is 100dB (A) at 5cm.
Vibra
A vibra alerting device is used to generate a vibration signal for an incoming call. Vibra is
located in the bottom end of the phone and connection is done with spring contacts.
Vibra interface is the same like other DCT4 projects. The vibra is controlled by a PWM
signal from the UEM. Frequency can be set to 64, 129, 258 or 520 Hz and duty cycle can
vary between 3% - 97%.