The MM54HC85/MM74HC85 is a 4-bit magnitude comparator that utilizes advanced silicon-gate CMOS technology. It
is designed for high speed comparison of two four bit words.
This circuit has eight comparison inputs, 4 for each word;
three cascade inputs (A
sion outputs (A
is indicated by a high level on one of the decision outputs.
Thus it may be determined whether one word is ‘‘greater
than,’’ ‘‘less than,’’ or ‘‘equal to’’ the other word. By connecting the outputs of the least significant stage to the cascade inputs of the next stage, words of greater than four bits
can be compared. In addition the least significant stage
must have a high level applied to the A
level to the A
k
k
k
B, AlB, AeB). The result of a comparison
B, and AlB inputs.
B, AlB, AeB); and three deci-
e
B input, and a low
November 1995
The comparator’s outputs can drive 10 low power Schottky
TTL (LS-TTL) equivalent loads, and is functionally, and pin
equivalent to the 54LS85/74LS85. All inputs are protected
from damage due to static discharge by diodes to V
ground.
CC
and
Features
Y
Typical propagation delay: 27 ns
Y
Wide operating voltage range: 2–6V
Y
Low input current: 1 mA maximum
Y
Low quiescent current: 80 mA maximum (74HC Series)
Y
Output drive capability: 10 LS-TTL loads
MM54HC85/MM74HC85 4-Bit Magnitude Comparator
Connection Diagram
Dual-In-Line Package
TL/F/5205– 1
Order Number MM54HC85 or MM74HC85
Truth Table
ComparingCascading
InputsInputs
A3, B3A2, B2A1, B1A0, B0AlBAkBA
A3lB3XXXXXXHLL
k
B3XXXXXXLHL
A3
e
B3A2lB2XXXXXHLL
A3
e
B3A2kB2XXXXXLHL
A3
e
B3A2eB2A1lB1XXXXHLL
A3
A3eB3A2eB2A1kB1XXXXLHL
e
B3A2eB2A1eB1A0lB0XXXHLL
A3
A3eB3A2eB2A1eB1A0kB0XXXLHL
e
B3A2eB2A1eB1A0eB0HLLHLL
A3
e
B3A2eB2A1eB1A0eB0LHLLHL
A3
e
B3A2eB2A1eB1A0eB0XXHLLH
A3
e
B3A2eB2A1eB1A0eB0HHLLLL
A3
e
B3A2eB2A1eB1A0eB0LL LHHL
A3
e
BAlBAkBA
Outputs
e
B
C
1995 National Semiconductor CorporationRRD-B30M115/Printed in U. S. A.
TL/F/5205
Page 2
Absolute Maximum Ratings (Notes1&2)
Operating Conditions
If Military/Aerospace specified devices are required,
please contact the National Semiconductor Sales
Office/Distributors for availability and specifications.
Supply Voltage (V
CC
)
DC Input Voltage (VIN)
DC Output Voltage (V
OUT
)
Clamp Diode Current (IIK,IOK)
DC Output Current, per pin (I
OUT
)
DC VCCor GND Current, per pin (ICC)
Storage Temperature Range (T
STG
b
b
)
b
0.5 toa7.0V
1.5 to V
CC
0.5 to V
CC
g
g
b
g
65§Ctoa150§C
a
1.5V
a
0.5V
20 mA
25 mA
50 mA
Supply Voltage (V
)26V
CC
DC Input or Output Voltage0V
(V
IN,VOUT
)
Operating Temp. Range (TA)
MM74HC
MM54HC
Input Rise or Fall Times
e
V
2.0V(tr,tf)1000ns
CC
e
V
4.5V500ns
CC
e
V
6.0V400ns
CC
Power Dissipation (PD)
(Note 3)600 mW
S.O. Package only500 mW
Lead Temp. (T
) (Soldering 10 seconds)260§C
L
DC Electrical Characteristics (Note 4)
SymbolParameterConditionsV
CC
A
e
T
25§C
TypGuaranteed Limits
V
IH
Minimum High Level2.0V1.51.51.5V
Input Voltage4.5V3.153.153.15V
6.0V4.24.24.2V
V
IL
Maximum Low Level2.0V0.50.50.5V
Input Voltage**4.5V1.351.351.35V
6.0V1.81.81.8V
V
OH
Minimum High LevelV
Output Voltage
e
VIHor V
l
IN
I
OUT
IL
s
20 mA2.0V2.01.91.91.9V
l
4.5V4.54.44.44.4V
6.0V6.05.95.95.9V
e
V
VIHor V
IN
I
l
OUT
I
l
OUT
l
IN
I
OUT
e
V
OL
Maximum Low LevelV
Output Voltage
IL
s
4.0 mA4.5V4.23.983.843.7V
l
s
5.2 mA6.0V5.75.485.345.2V
l
VIHor V
IL
s
20 mA2.0V00.10.10.1V
l
4.5V00.10.10.1V
6.0V00.10.10.1V
e
V
VIHor V
IN
I
l
OUT
I
l
OUT
I
IN
I
CC
Note 1: Absolute Maximum Ratings are those values beyond which damage to the device may occur.
Note 2: Unless otherwise specified all voltages are referenced to ground.
Note 3: Power Dissipation temperature derating Ð plastic ‘‘N’’ package:
Note 4: For a power supply of 5V
with this supply. Worst case V
I
**V
Maximum InputV
Current
Maximum QuiescentV
Supply CurrentI
g
and VILoccur at V
) occur for CMOS at the higher voltage and so the 6.0V values should be used.
OZ
limits are currently tested at 20% of VCC. The above VILspecification (30% of VCC) will be implemented no later than Q1, CY’89.
IL
IH
e
IN
e
IN
OUT
10% the worst case output voltages (VOH, and VOL) occur for HC at 4.5V. Thus the 4.5V values should be used when designing
IL
s
4.0 mA4.5V0.20.260.330.4V
l
s
5.2 mA6.0V0.20.260.330.4V
l
VCCor GND6.0V
g
0.1
VCCor GND6.0V8.080160mA
e
0 mA
b
12 mW/§C from 65§Cto85§C; ceramic ‘‘J’’ package:b12 mW/§C from 100§Cto125§C.
e
5.5V and 4.5V respectively. (The VIHvalue at 5.5V is 3.85V.) The worst case leakage current (IIN,ICC, and
CC
74HC54HC
eb
T
40 to 85§CT
A
g
1.0
MinMaxUnits
V
§
§
Units
b
b
40
55
eb
A
55 to 125§C
g
CC
a
85
a
125
1.0mA
C
C
2
Page 3
AC Electrical Characteristics V
CC
5V, T
e
A
25§C, C
e
L
15 pF, t
e
e
t
6ns
r
f
e
SymbolParameterConditionsTypLimitUnits
t
PHL,tPLH
t
PHL,tPLH
t
PHL,tPLH
t
PHL,tPLH
Maximum Propagation Delay Data Input to AkBorAlB2036ns
Maximum Propagation Delay AeB Input to AeB Output1220ns
Maximum Propagation Delay Cascade Input to Output1326ns
Maximum Propagation Delay Data Input to AeB2030ns
AC Electrical Characteristics C
e
L
50 pF, t
SymbolParameterConditions V
t
PHL,tPLH
t
PHL,tPLH
t
PHL,tPLH
t
PHL,tPLH
t
TLH,tTHL
C
IN
C
PD
Note 5: CPDdetermines the no load dynamic power consumption, P
I
S
Maximum Propagation2.0V 100 210265313ns
Delay Data Input to4.5V21425363ns
Output6.0V18364553ns
Maximum Propagation Delay2.0V88175221261ns
Data Input to AeB Output4.5V18354452ns
Maximum Propagation Delay2.0V63125158186ns
e
B Input to AeB Output4.5V13253237ns
A
Maximum Propagation2.0V70155195231ns
Delay Cascade Input4.5V16313946ns
to Output (except A
Maximum Output Rise2.0V257595110ns
and Fall Time4.5V7151922ns
e
B)6.0V13263339ns
Maximum Input Capacitance5101010pF
Power Dissipation Capacitance(Note 5)80pF
e
CPDVCCfaICC.
Typical Application
e
e
t
6 ns (unless otherwise specified)
r
f
74HC54HC
eb
T
40 to 85§CT
A
A
eb
55 to 125§C
Units
CC
e
T
25§C
A
TypGuaranteed Limits
6.0V15303744ns
6.0V11212732ns
6.0V6131619ns
e
D
2
CPDV
faICCVCC, and the no load dynamic current consumption,
CC
Cascading Comparators
TL/F/5205– 4
3
Page 4
Logic Diagram
TL/F/5205– 3
4
Page 5
5
Page 6
Physical Dimensions inches (millimeters)
Order Number MM54HC85J or MM74HC85J
NS Package J16A
MM54HC85/MM74HC85 4-Bit Magnitude Comparator
Order Number MM74HC85N
NS Package N16E
LIFE SUPPORT POLICY
NATIONAL’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT
DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL
SEMICONDUCTOR CORPORATION. As used herein:
1. Life support devices or systems are devices or2. A critical component is any component of a life
systems which, (a) are intended for surgical implantsupport device or system whose failure to perform can
into the body, or (b) support or sustain life, and whosebe reasonably expected to cause the failure of the life
failure to perform, when properly used in accordancesupport device or system, or to affect its safety or
with instructions for use provided in the labeling, caneffectiveness.
be reasonably expected to result in a significant injury
to the user.
National SemiconductorNational SemiconductorNational SemiconductorNational Semiconductor
CorporationEuropeHong Kong Ltd.Japan Ltd.
1111 West Bardin RoadFax: (
Arlington, TX 76017Email: cnjwge@tevm2.nsc.comOcean Centre, 5 Canton Rd.Fax: 81-043-299-2408
Tel: 1(800) 272-9959Deutsch Tel: (
Fax: 1(800) 737-7018English Tel: (
National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.