The MM54C48/MM74C48 BCD-to-7 segment decoder is a
monolithic complementary MOS (CMOS) integrated circuit
constructed with N- and P-channel enhancement transistors. Seven NAND gates and one driver are connected in
pairs to make binary-coded decimal (BCD) data and its complement available to the seven decoding AND-OR-INVERT
gates. The remaining NAND gate and three input buffers
provide test-blanking input/ripple-blanking output, and ripple-blanking inputs.
Connection Diagram
Dual-In-Line Package
Features
Y
Wide supply voltage range3.0V to 15V
Y
Guaranteed noise margin1.0V
Y
High noise immunity0.45 VCC(typ.)
Y
Low powerfan out of 2
TTL compatibilitydriving 74L
Y
High current sourcing output (up to 50 mA)
Y
Ripple blanking for leading or trailing zeros (optional)
Y
Lamp test provision
Top View
Order Number MM54C48 or MM74C48
Segment Identification
TL/F/5883– 2
C
1995 National Semiconductor CorporationRRD-B30M105/Printed in U. S. A.
TL/F/5883
Numerical Designations
and Resultant Displays
TL/F/5883– 1
TL/F/5883– 3
Absolute Maximum Ratings (Note 1)
If Military/Aerospace specified devices are required,
please contact the National Semiconductor Sales
Office/Distributors for availability and specifications.
Voltage at Any Pin
Operating Temperature Range
MM54C48
MM74C48
Storage Temperature Range
b
0.3V to V
b
b
b
a
0.3V
CC
55§Ctoa125§C
40§Ctoa85§C
65§Ctoa150§C
Power Dissipation
Dual-In-Line700 mW
Small Outline500 mW
Operating V
Absolute Maximum V
Range3.0V to 15V
CC
CC
Lead Temperature (Soldering, 10 seconds)260
DC Electrical Characteristics Min/Max limits apply across temperature range unless otherwise noted
SymbolParameterConditionsMinTypMaxUnits
CMOS to CMOS
V
IN(1)
V
IN(0)
V
OUT(1)
V
OUT(0)
I
IN(1)
I
IN(0)
I
CC
Logical ‘‘1’’ Input VoltageV
Logical ‘‘0’’ Input VoltageV
Logical ‘‘1’’ Output VoltageV
(RB Output Only)
Logical ‘‘0’’ Output VoltageV
Logical ‘‘1’’ Input CurrentV
Logical ‘‘0’’ Input CurrentV
Supply CurrentV
CMOS/LPTTL INTERFACE
V
IN(1)
V
IN(0)
V
OUT(1)
V
OUT(0)
Logical ‘‘1’’ Input Voltage54C, V
Logical ‘‘0’’ Input Voltage54C, V
Logical ‘‘1’’ Output Voltage54C, V
(RB Output Only)
Logical ‘‘0’’ Output Voltage54C, V
OUTPUT DRIVE (See 54C/74C Family Characteristics Data Sheet)
I
SOURCE
I
SINK
I
SINK
I
SOURCE
Note 1: ‘‘Absolute Maximum Ratings’’ are those values beyond which the safety of the device cannot be guaranteed. Except for ‘‘Operating Temperature Range’’
they are not meant to imply that the devices should be operated at these limits. The table of ‘‘Electrical Characteristics’’ provides conditions for actual device
operation.
Note 2: Capacitance is guaranteed by periodic testing.
determines the no load AC power consumption of any CMOS device. For complete explanation see 54C/74C Family Characteristics Application Note,
PD
e
5.0V3.5V
CC
e
V
10V8.0V
CC
e
5.0V1.5V
CC
e
V
10V2.0V
CC
CC
V
CC
CC
V
CC
CC
CC
CC
74C, V
74C, V
74C, V
74C, V
CC
V
CC
CC
e
A
CC
e
A
CC
V
CC
V
CC
V
CC
e
e
e
e
e
e
e
e
e
e
25§C
e
25§C
e
e
e
e
eb
5.0V, I
10V, I
5.0V, I
10V, I
15.0V, V
15.0V, V
10 mA4.5V
O
eb
10 mA9.0V
O
e
10 mA0.5V
O
e
10 mA1.0V
O
e
15V0.0051.0mA
IN
e
0V
IN
b
1.0
b
0.005mA
15V0.05300mA
e
4.5VV
CC
e
4.75VV
CC
e
4.5V0.8V
CC
e
4.75V0.8V
CC
e
CC
e
CC
e
CC
e
CC
4.75V, V
10V, V
5.0V, V
10V, V
5.0V, V
5.0V, V
10V, V
10V, V
4.5V, I
4.75V, I
4.5V, I
4.75V, I
OUT
OUT
OUT
OUT
OUT
OUT
OUT
OUT
eb
50 mA2.4V
O
eb
50 mA2.4V
O
e
360 mA0.4V
O
e
360 mA0.4V
O
e
0.4V
e
0.5V
e
V
CC
e
V
CC
e
3.4V
e
3.0V
e
8.4V
e
8.0V
b
1.5V
CC
b
1.5V
CC
1.753.6mA
8.016mA
b
20
b
20
b
50mA
b
65mA
b
50mA
b
65mA
b
0.80mA
b
4.0mA
18V
C
§
2
AC Electrical Characteristics* T
e
A
25§C, C
e
50 pF, unless otherwise specified
L
SymbolParameterConditionsMinTypMaxUnits
t
pd0,tpd1
t
pd0
t
pd0
t
pd1
t
pd1
t
pd0
*AC Parameters are guaranteed by DC correlated testing.
Propagation Delay to a ‘‘1’’ or ‘‘0’’ onV
Segment Outputs from Data Inputs
Propagation Delay to a ‘‘0’’ onV
Segment Outputs from RB Input
Propagation Delay to a ‘‘0’’ onV
Segment Outputs from Blanking Input
Propagation Delay to a ‘‘1’’ onV
Segment Outputs from Lamp Test
Propagation Delay to a ‘‘1’’ on RBV
Output from RB Input
Propagation Delay to a ‘‘0’’ on RBV
Output from RB Input
e
5.0V4501500ns
CC
e
10V160500ns
V
CC
e
5.0V5001600ns
CC
e
10V180550ns
V
CC
e
5.0V3501200ns
CC
e
10V140450ns
V
CC
e
5.0V4501500ns
CC
e
10V160500ns
V
CC
e
5.0V6002000ns
CC
e
10V250800ns
V
CC
e
5.0V140450ns
CC
e
10V50150ns
V
CC
Typical Applications
Typical Connection Utilizing the Ripple-Blanking Feature
First three stages will blank leading zeros, the fourth stage will not blank zeros.
3
TL/F/5883– 4
Typical Applications (Continued)
Blanking Input Connection Diagram
When RBO/BI is forced low, all segment outputs are off regardless of the state of any other input condition.
Light Emitting Diode (LED) Readout
TL/F/5883– 6
Incandescent Readout
Fluorescent Readout
TL/F/5883– 5
TL/F/5883– 7
**A filament pre-warm resistor is recommended to reduce filament thermal
shock and increase the effective cold resistance of the filament.
TL/F/5883– 8
TL/F/5883– 9
4
Typical Applications (Continued)
Gas Discharge Readout
Liquid Crystal (LC) Readout
TL/F/5883– 11
TL/F/5883– 10
Direct DC drive of LC’s not recommended for life of LC readouts.
Truth Table
Decimal
or
Function
LTRBIDCBAabcdefg
0 H H L L L LHHHHHHHL 1
1H X LL LHHLHHL LLL 1
2H X LLHLHHHLHHLH
3H X LLHHHHHHHLLH
4H X LHLLHLHHLLHH
5H X LHLHHHLHHLHH
6 H X L HHLHL LHHHHH
7H X LHHHHHHHLLLL
8 H X HL L LHHHHHHHH
9H X HLLHHHHHLLHH
10H X HLHLHLL LHHLH
11H X HLHHHLLHHLLH
12H X HH L LHL HL L LHH
13H X HH LHHH L LH LHH
14H X HHH LHL L L HHHH
15H X HHHHHLLLLLLL
BIX X XXXXLLLLLLLL 2
RBI H L LLLLLLLLLLLL 3
LTL X X XX XHHHHHHHH 4
Hehigh level, Lelow level, Xeirrelevant
Note 1: The blanking input (BI) must be open when output functions 0 –15 are desired. The ripple-blanking input (RBI) must be high, if blanking of a decimal
zero is not desired.
Note 2: When a low logic level is applied directly to the blanking input (BI), all segment outputs are low regardless of the level of any other input.
Note 3: When ripple-blanking input (RBI) and inputs A, B, C, and D are at a low level with the lamp-test input high, all segment outputs go low and the ripple-
blanking output (RBO) goes to a low level (response condition).
Note 4: When the blanking input/ripple-blanking output (BI/RBO) is open and a low is applied to the lamp-test input, all segment outputs are high.
²
One BI/RBO is wire-AND logic serving as blanking input (BI) and/or ripple-blanking output (RBO).
InputsOutputs
BI/RBO
²
Note
5
Physical Dimensions inches (millimeters)
Ceramic Dual-In-Line Package (J)
Order Number MM54C48J or MM74C48J
MM54C48/MM74C48 BCD-to-7 Segment Decoder
NS Package Number J16A
Molded Dual-In-Line Package (N)
Order Number MM54C48N or MM74C48N
NS Package Number N16E
LIFE SUPPORT POLICY
NATIONAL’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT
DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL
SEMICONDUCTOR CORPORATION. As used herein:
1. Life support devices or systems are devices or2. A critical component is any component of a life
systems which, (a) are intended for surgical implantsupport device or system whose failure to perform can
into the body, or (b) support or sustain life, and whosebe reasonably expected to cause the failure of the life
failure to perform, when properly used in accordancesupport device or system, or to affect its safety or
with instructions for use provided in the labeling, caneffectiveness.
be reasonably expected to result in a significant injury
to the user.
National SemiconductorNational SemiconductorNational SemiconductorNational Semiconductor
CorporationEuropeHong Kong Ltd.Japan Ltd.
1111 West Bardin RoadFax: (
Arlington, TX 76017Email: cnjwge@tevm2.nsc.comOcean Centre, 5 Canton Rd.Fax: 81-043-299-2408
Tel: 1(800) 272-9959Deutsch Tel: (
Fax: 1(800) 737-7018English Tel: (
National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.