8.0 Evaluation Board Bill of Materials...........................................................................................12
Summary Tables of Test Points and Connectors.........................................................................13
3 http://www.national.com
Page 4
[ Blank Page ]
4http://www.national.com
Page 5
1.0 Introduction3.0 Quick Start
The ADC08100EVAL Design Kit (consisting of the
ADC08100 Evaluation Board, National's WaveVision
software and this manual) is designed to ease evaluation
and design-in of Nationals ADC08100 8-bit Analog-toDigital Converter, which operate at sample rates up to
130 Msps.
The WaveVision software operates under Microsoft
Windows. The signal at the Analog Input is digitized and
can be captured and displayed on the computer monitor
as dynamic waveforms. The digitized output is also
available at Euro connector J3.
The software can perform an FFT on the captured data
upon command. This FFT display also shows dynamic
performance in the form of SNR, SINAD, THD and
SFDR.
Evaluation with this system is simplified by connecting
the board to the WaveVision Digital Interface Board
(order number WAVEVSN BRD 3.0), which is connected
to a personal computer through a serial communication
port and running WaveVision software, operating under
Microsoft Windows. Use program WAVEVSN2.EXE
The signal at the Analog Input to the board is digitized
and is available at pins B16 through B19 and C16
through C19 of J3. Pins A16 through A21 of J3 are
ground pins.
Provision is made for adjustment of the Reference
Voltages, VRT and VRB with potentiometers VR1 and
VR2, respectively. These voltages are not regulated and
will vary with the input potential at pin 1 of Power
Connector P1.
2.0 Board Assembly
The ADC08100 Evaluation Board may come preassembled or as a bare board that must be assembled.
Refer to the Bill of Materials for a description of
components, to Figure 1 for major component placement
and to Figure 2 for the Evaluation Board schematic.
Refer to Figure 1 for locations of test points and major
components.
1.Connect the evaluation board to the Digital Interface
Board (order number W AVEVSN BRD 3.0). See the
Digital Interface Board Manual for operation of that
board.
1.Install a 100 MHz (or lower) crystal into socket Y1.
While the oscillator may be soldered to the board,
using a socket will allow you to easily change clock
frequencies.
2.Connect a clean power supply to the terminals of
connector P1. Adjust power supply to voltages of
+4.75V to +5.25V and -5.2V to -5.3V before
connecting it to the board. Turn on the power and
confirm that there is 3 Volts at the pins of inductor
L1.
3.Use VR1 to set the top reference voltage (VRT) for
the ADC to 1.9V at TP2. Use VR2 to set the bottom
reference voltage (VRB) for the ADC to 0.3V at TP4.
4.Connect the jumper at J4 to pins 1 and 2 (those
farthest from oscillator Y1).
5.Connect a signal of 1.6V
Ohm source to Analog Input BNC J2. The ADC
input signal can be observed at TP7. Because of
isolation resistor R17 and the scope probe
capacitance, the input signal at TP7 will not have
the same frequency response as the ADC input
signal.
6.The Digital Interface Board should be set up for
40MHz operation with an 80MHz crystal installed.
See the Digital Interface Board manual.
7.See the Digital Interface Board Manual for data
gathering instructions.
NOTE: The FFT will not indicate the correct frequencies
because this information is derived from the clock
frequency selected on the Digital Interface Board. To
show the correct frequency information on the FFT,
double click on the FFT window to open the FFT Dialog
Box, then click on "Frequency", then click on "OK".
Alternatively, you may double click on the data capture
window before performing the FFT and change the
frequency at "Sampling Rate of This Data (MHz)" to 100
to indicate a 100MHz rate.
amplitude from a 50-
P-P
5http://www.national.com
Page 6
J5
Detail:
Default
is open
J1
Detail:
Hard-wired
Default Position
J4
Detail:
Default Position
J4
CLK_SEL
DL0
DIV_EN
J5
U5
U8U7
HP2
J4
CLK_SEL
TP3
AGND
Q3
Q4
D4
TP7
Y1
NATIONAL SEMICONDUCTOR
ADC08100/ADC08200 EVAL BOARD
NUM_MEM
T1
Q5
INPUT
J1
NUM_MEM
DL1
J1
TP5
DGND
HP1
J2
INPUT
TP9
+3V
U6
TP4
VRB
VR2
DGND
TP8
AGND
TP9
+3V
L3
P1
POWER CONNECTOR
L2
+5V
GND
+5V
L4
TP3
-5.2V
TP1
PD
J3
U3
Socket
TP1
PD
TP2
VRT
U2
U1
L1
Q2
Q1
U4
VR1
TP7
INPUT
TP2
VRT
Figure 1. Component and Test Point Locations
4.0 Functional Description
The ADC08100 Evaluation Board schematic is shown in
Figure 2.
4.1 Input (signal conditioning) circuitry
The input signal to be digitized should be applied to BNC
connector J2. This 50 Ohm input is intended to accept a
low-noise sine wave signal of 1.5V peak-to-peak
amplitude. To accurately evaluate the ADC08100
dynamic performance, the input test signal should be
passed through a high-quality bandpass filter (60dB
minimum stop-band attenuation) as even the best
generators do not provide a pure enough sine wave to
properly evaluate an ADC.
Resistors R15, R15A, R16 and R18 provide the needed
input bias to the ADC08100. You can center the input
signal to the ADC by adjusting reference voltages V
and VRB with VR1 and VR2 or by making slight
adjustments to voltage an Power Connector pin 1.
RT
J2
INPUT BNC
VR1
VRB ADJ
VR2
VRT ADJ
TP4
VRB
4.2 ADC reference circuitry
The provided reference circuitry will provide nominal
reference voltage ranges of 1.3V to 2.6V for VRT and 0V
to 1.3V for VRB, Providing for nominal input ranges of 0V
to 2.6V peak-to-peak. Note that this is beyond the
maximum specified 2.3V range of the ADC08100.
The reference voltages for the ADC08100 can be
monitored at test points TP2 and TP4 and are set with
VR1 and VR2. Signal offset can be provided by adjusting
both of these potentiometers, or by minor adjustments to
the +5 Volts at pin 1 of Power Connector P1.
4.3 ADC clock circuit
The clock signal applied to the ADC is selected with
jumper J4. A standard ECL-level 100 MHz crystal
oscillator should be installed at Y1 and the divide by 2
function selected by shorting pins 1 and 2 of jumper JP4.
6 http://www.national.com
Page 7
Caution: Be sure that the oscillator used has logic levels
of -0.6V and -1.3V. We have found oscillators with levels
that are too low to work properly in the circuit designed
for this board.
the clock line. An 80MHz clock oscillator should be
used on the Digital Interface Board with that board's
clock divider set for 2. See the Digital Interface Board
manual for details.
4.4 Digital Data Output.
The digital output data from the ADC08100 is available at
the 96-pin Euro connector J3. The series resistors of RP1
isolate the ADC from the load circuit to reduce noise
coupling into the ADC.
4.5 Power Supply Connections
Power to this board is supplied through power connector
P1. The only Voltages needed for the ADC08100
evaluation board are +5V and -5.2V supplies.
When using the ADC08100 Evaluation Board with the
Digital Interface Board, the 5V logic power supply for the
interface board is passed through the ADC01800
evaluation board from pin 3 of Power Connector P1. The
supply voltages are protected by shunt diodes D1, D2
and D3. The +3 Volts needed for the ADC08100 is
provided with voltage regulator U6, an LM2931CT.
4.6 Power Requirements
Voltage and current requirements for the ADC08100
Evaluation Board are:
•Pin 1 of P1: +5.0V ±5% at 100 mA
•Pin 3 of P1: +5.0V ±5% at 750mA.
•Pin 4 of P1: - 5.2V ±0.1V at 250 mA.
Pin 2 of P1 is ground. The +5V supply at pin 3 of the
Power Connector P1 provides the power to the Digital
Interface Board, where most of the power through this pin
is consumed.
5.0 Installing and Using the ADC08100
Evaluation Board
The evaluation board requires power supplies as
described in Section 4.6. An appropriate signal generator
(such as the HP3325B, HP8662A or the Tektronix
TSG130A) with 50 Ohm source impedance should be
connected to the Analog Input BNC, J2, through a
bandpass filter. The generator output should be filtered
by a bandpass filter when evaluating sinusoidal signals to
be sure there are no unwanted frequencies (harmonics
and noise) presented to the ADC. A cable with a DB-9
connector must be connected between the Digital
Interface Board and the host computer. See the Digital
Interface Board manual for details.
5.1 Software Installation
The WaveVision software provided requires 300k bytes
of hard drive space and will run under Windows.R4 and C1 are used for high frequency termination of
1.Insert the disk into a 3.5" floppy drive.
2.Copy the program WAVEVSN2.EXE to the desired
subdirectory on you computer's hard disk and RUN it.
5.2 Setting up the ADC08100 Evaluation Board
This evaluation package was designed to be easy and
simple to use, and to provide a quick and simple way to
evaluate the ADC08100. The procedures given here will
help you to properly set up the board.
5.2.1 Board Set-up
Refer to Figure 1 for locations of connectors, test points
and jumpers on the board.
5.2.1.1 Computer Mode Operation
1.Be sure a 100MHz clock oscillator (Y1) is in place
on the ADC08100 evaluation board and an 80MHz
crystal is on the Digital Interface board.
2.Set jumper J4 to its default position, as shown in
Figure 1 to divide the clock oscillator frequency by
two for the ADC08100.
3.Connect power to the board per requirements of
section 4.6 and confirm that Red LED D4 on the
ADC08100 evaluation board and D1 on the Digital
Interface board are on, indicating clock presence.
4.Connect The ADC08100 evaluation board to Digital
Interface Board, WAVEVSN RD 3.0.
5.Connect a cable with DB-9 connector between the
Digital Interface Board connector P1 and a serial
port on your computer.
6.Be sure jumper JP4 is set to divide the 100MHz
clock by 2. This is the default position as shown in
Figure 1.
7.Connect an appropriate signal source to BNC
connector J2 of the ADC08100 evaluation board.
5.2.1.2 Manual Mode Operation
1.Perform steps 1 and 2 of section 5.2.1.1, above
2.Connect power to the board per requirements of
section 4.6 is on, indicating clock presence.
3.Monitor the ADC08100 output at 96-pin connector
J3 pins B16 through B19 and C16 through C19 (see
appendix for pin configuration).
4.Clock the data out with a TTL clock of any speed up
to 100 MHz at pin B25 of 96-pin connector J3.
5.2.2 Quick Check of Analog Functions
Refer to Figure 1 for locations of connectors, test points
and jumpers on the board. If at any time the expected
response is not obtained, see section 5.2.6 on
Troubleshooting.
7 http://www.national.com
Page 8
1.Perform steps 1 through 7 of Section 5.2.1.1. Adjust
the input signal at J2 for 1.6V
P-P
.
2.JP4 - Short the two pins farthest from Y1 (pins 1 &
2) to divide the on-board clock oscillator by 2
(Default position).
3.Turn on the power to the board.
4.Adjust VR1 for a voltage of 1.9V at TP2.
5.Adjust VR2 for a voltage of 0.3V at TP4.
6.Scope TP7 to be sure the input signal is present.
7.Adjust the signal source at Analog Input J1 for a
signal amplitude of approximately 1.6V
P-P
.
This completes the testing of the analog portion of the
evaluation board.
5.2.3 Quick Check of Software and Computer
Interface Operation
1.Perform steps 1 through 7 of Section 5.2.1.1, above.
2.Supply a 1.6Vp-p sine wave of about 10 MHz at
Analog Input BNC J2.
3.Be sure there is an interconnecting cable between
the board and your computer serial port.
4.RUN program WAVEVSN2.EXE.
5.After turning on power, be sure to wait for yellow
LED D4 on the Digital Interface Board to go out
before trying to acquire data or the board will
"freeze" and you will have to cycle the power.
6.Acquire data by clicking on the ACQUIRE icon or by
pressing ALT, P, A or CTRL-X. Data transfer and
calculations can take a few seconds.
7.When transfer is complete, the data window should
show many sine waves. The display may show a
nearly solid area of red, which is O.K.
8.Double click on the data window and change the
"Sampling Rate of this data (MHz)" to 100. This
must be done each time another data capture is
done or the frequency information in the FFT will not
be correct.
9.With the mouse, you may click and drag to select a
portion of the displayed waveform for better
examination.
10. Click on the FFT icon or type ALT, P, F or CTRL-F to
calculate the FFT of the data and display a
frequency domain plot.
The FFT data will provide a measurement of SINAD,
SNR, THD and SFDR, easing the performance
verification of the ADC08100.
We can eliminate the need for windowing and get more
consistent results if we observe the proper ratios between
the input and sampling frequencies. This greatly
increases the spectral resolution of the FFT, allowing us
to more accurately evaluate the spectral response of the
A/D converter. When we do this, however, we must be
sure that the input signal has high spectral purity and
stability and that the sampling clock signal is extremely
stable with minimal jitter. Coherent sampling of a periodic
waveform occurs when an integer number of cycles
exists in the sample window. The relationship between
the number of cycles sampled (CY), the number of
samples taken (SS), the signal input frequency (fin) and
the sample rate (fs), for coherent sampling, is
f
CY
in
=
f
SS
s
CY, the number of cycles in the data record, must be an
integer number and SS, the number of samples in the
record, must be a factor of 2 integer. For optimum
results, CY should also be a prime number.
Further, fin (signal input frequency) and fs (sampling rate)
should be locked to each other. If they come from the
same generator,whatever frequency instability (jitter) is
present in the two signals will cancel each other.
Windowing (an FFT Option under WaveVision) should be
turned off for coherent sampling.
5.2.5 Jumper Information
Table 1 indicates the function and use of the jumpers on
the ADC08100 evaluation board. Note that which pins of
J5 are shorted (or whether any are shorted) is a "don't
care" when 1 memory chip is used, which is the normal
case for this board.
JUMPERFUNCTION
J1
(Hard wired)
(Hard wired)
No of Mem Chips1 Mem Chip2 Mem Chips
J2Input BNC--
J3not used--
J4
J5
Clock SelectDivide Clock
DIV_EN
(No. of Mem Chips)
Table 1. Jumper settings.
PINS 1 & 2
SHORTED
by 2
2 Mem Chips1 Mem Chip
PINS 2 & 3
SHORTED
Do not Divide
Clock
5.2.4 Getting Consistent Readings
Artifacts can result when we perform an FFT on a
digitized waveform, producing inconsistent results when
testing repeatedly. The presence of these artifacts means
that the ADC under test may perform better than our
measurements would indicate.
8http://www.national.com
Page 9
5.2.6 Troubleshooting
"Comm Check Failed", "Error Transmitting", "Parallel Port
Time Out Error" and/or "Failed to communicate with the
board on LPT1" errors mean communication was
unsuccessful. Try the following:
•Be sure to wait for yellow LED D4 on the Digital
Interface Board to go out after turning on power
before trying to capture data.
•Be sure that the Digital Interface Board is connected
to a serial printer port and has power.
•Be sure the proper port is selected (type ALT-O).
•Ascertain that an 80MHz clock oscillator is properly
inserted into the socket at Y1 of the Digital Interface
Board. Check to see that LEDs D1 and D3 of the
Digital Interface Board are on. See the Digital
Interface Board manual for their functions.
•Be sure cable connections are solid.
Null Modem one. If it is, swap the jumpers on Digital
Interface Board J8 and J10.
•Reset the evaluation board by pressing button S1
and try again.
If there is no output from the ADC08100, perform the
following:
•Be sure that the proper voltages and polarities are
present at Power Connector P1.
•Be sure +3 Volts is present at TP9.
•Be sure clock signal is present at J4 center pin.
•Be sure there is an input signal at TP7 and that the
signal generator and input filter are of compatible
frequencies.
If the displayed waveform appears to be garbage, or if
the FFT plot shows nothing but noise with no apparent
signal:
•Reset the evaluation board by pressing button S1
and try again.
•Be sure clock Y1 is of the proper frequency
(100MHz) and type (ECL with output swing between
-0.6V and
-1.3V).
•Reset the board by pressing S1 and try again.
Problem Opening Comm Port" or "Error Setting Comm
State" errors mean that the comm port selected is not the
one to which the eval board is connected.
6.0 Evaluation Board Specifications
Board Size:5" x 7" (12.7cm x 17.8 cm)•Be sure that the board to computer cable is not a
Power Requirements:+ 5V ±5% @ 100 mA
+ 5V ±5% @ 750mA (see
Section 4.6)
- 5.2V.0 ±0.1V @ 250 mA
Clock Frequency Range:40 MHz to 250 MHz
(divided by 2 for the ADC)
Analog Input
Nominal Voltage:1.6V
Frequency Range50 kHz to 150 MHz
Impedance:50 Ohms
J3 Connector - ADC Data Outputs - Connection to WaveVision Digital Interface Board
SignalJ2 pin number
ADC output D0B16
ADC output D1C16
ADC output D2B17
ADC output D3C17
ADC output D4B18
ADC output D5C18
ADC output D6B19
ADC output D7C19
ADC output D8not used
ADC output D9not used
ADC output D10not used
ADC output D11not used
GNDA1 thru A24, A28, B28, C28, A31, B31, C31
Memory Read CockB25
Reserved, SignalB22, C22, C23
Reserved, PowerA25, A26, B25, B26, C25, C26
(+5V Logic Power Supply to Digital Interface Board )
Reserved, Power (–5.2V)A29, B29, C29
Reserved, Power (+5V)A32, B32, C32
14http://www.national.com
Page 15
[ Blank Page ]
15http://www.national.com
Page 16
BY USING THIS PRODUCT, YOU ARE AGREEING TO BE BOUND BY THE TERMS AND CONDITIONS OF
NATIONAL SEMICONDUCTOR'S END USER LICENSE AGREEMENT. DO NOT USE THIS PRODUCT UNTIL YOU
HAVE READ AND AGREED TO THE TERMS AND CONDITIONS OF THAT AGREEMENT. IF YOU DO NOT AGREE
WITH THEM, CONTACT THE VENDOR WITHIN TEN (10) DAYS OF RECEIPT FOR INSTRUCTIONS ON RETURN OF
THE UNUSED PRODUCT FOR A REFUND OF THE PURCHASE PRICE PAID, IF ANY.
The ADC08100 Evaluation Board is intended for product evaluation purposes only and is not intended for resale to end
consumers, is not authorized for such use and is not designed for compliance with European EMC Directive 89/336/EEC.
WaveVision is a trademark of National Semiconductor Corporation. National does not assume any responsibility for use
of any circuitry or software supplied or described. No circuit patent licenses are implied.
LIFE SUPPORT POLICY
NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT
DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL
SEMICONDUCTOR CORPORATION. As used herein:
1. Life support devices or systems are devices or
systems which, (a) are intended for surgical implant
into the body, or (b) support or sustain life, and
whose failure to perform, when properly used in
accordance with instructions for use provided in the
2. A critical component is any component in a life
support device or system whose failure to perform
can be reasonably expected to cause the failure of
the life support device or system, or to affect its
safety or effectiveness.
labeling, can be reasonably expected to result in a
significant injury to the user.
National does not assume any responsibility for any circuitry described, no circuit patent licenses are implied and National reserves the right
at any time without notice to change said circuitry and specifications.
16 http://www.national.com
Loading...
+ hidden pages
You need points to download manuals.
1 point = 1 manual.
You can buy points or you can get point for every manual you upload.