Page 1
A
C B
D E
P584-A01: MXM-I, G86M, 256/128MB, 64-bit
H G F
1
32M16 or 16M16(4 pcs) DDR2
1
LVDS,DVI_A,TV_OUT,VGA, HDMI/HDCP
2
Table of Contents
Page 1: PAGE OVERVIEW
Page 2: PCI EXPRESS INTERFACE
Page 3: GPU MEMORY INTERFACE
Page 4: FRAME BUFFER PARTITION A
Page 5: MEMORY DECOUPLING CAPS
Page 6: DAC A/B/C
Page 7: LVDS(LINK A/B), TMDS(LINK C/D)
Page 8: MXM CONNECTOR
3
Page 9: GPIO. JTAG, TEMP SENSOR, SPDIF
Page 10: MIOB, VBIOS, HDCP ROM
Page 11: SPREAD SPECTURM, MIOA
Page 12: NVVDD POWER SUPPLY
Page 13: FBVDDQ POWER SUPPLY
Page 14: STRAPS
Page 15: FBVDDQ POWER SUPPLY
Page 16: STRAPS
2
3
4
SKU
BASE
B
1
SKU0001
2
SKU0002
3
SKU0003
SKU0004
4
5
<UNDEFINED>
6
<UNDEFINED>
7
<UNDEFINED>
<UNDEFINED>
8
9
<UNDEFINED>
<UNDEFINED>
10
5
<UNDEFINED>
11
12
<UNDEFINED>
13
<UNDEFINED>
14
<UNDEFINED>
<UNDEFINED>
15
ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, 'MATERIALS') ARE BEING PROVIDED 'AS IS'. THE MATERIALS MAY
CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL
IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.
600-10584-0000-000
600-10584-0001-000
600-10584-0002-000
600-10584-0003-000
600-10584-0004-000
<UNDEFINED?
<UNDEFINED>
<UNDEFINED>
<UNDEFINED>
<UNDEFINED>
<UNDEFINED>
<UNDEFINED>
<UNDEFINED>
<UNDEFINED>
<UNDEFINED>
<UNDEFINED>
ASSEMBLY NVPN VARIANT
BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL
G86M ?/? 256MB(64bit) DDR2 16Mx16 84FBGA, LVDS + DVI_A/DVI_B + TV_OUT + VGA
G86M ?/? 128MB(64bit) DDR2 16Mx16 84FBGA, LVDS + DVI_A/DVI_B + TV_OUT + VGA
G86M ?/? 256MB(64bit) DDR2 16Mx16 84FBGA, LVDS + DVI_A/DVI_B + TV_OUT + VGA
G86M ?/? 128MB(64bit) DDR2 16Mx16 84FBGA, LVDS + DVI_A/DVI_B + TV_OUT + VGA
<UNDEFINED?
<UNDEFINED>
<UNDEFINED>
<UNDEFINED>
<UNDEFINED>
<UNDEFINED>
<UNDEFINED>
<UNDEFINED>
<UNDEFINED>
<UNDEFINED>
<UNDEFINED>
ASSEMBLY
PAGE DETAIL
G86M ?/? 256MB(64bit) DDR2 16Mx16 84FBGA, LVDS + DVI_A/DVI_B + TV_OUT + VGA
PAGE OVERVIEW
www.vinafix.vn
NVIDIA CORPORATION
2701 SAN TOMAS EXPRESSWAY
SANTA CLARA, CA 95050, USA
NV_PN
ID
NAME
600-10584-0002-100
p584
Joe Kwon
4
5
1 OF 16
PAGE
14-DEC-2006
DATE
H F D G E B A C
Page 2
D E
PEX_TCLK
1
PEX_TCLK
1
PEX_RCLK
1
PEX_RCLK
1
PEX_TX0
1
PEX_TX0
1
PEX_RX0
1
PEX_RX0
1
PEX_TX1
1
PEX_TX1
1
PEX_RX1
1
PEX_RX1
1
PEX_TX2
1
PEX_TX2
1
PEX_RX2
1
PEX_RX2
1
PEX_TX3
1
PEX_TX3
1
PEX_RX3
1
PEX_RX3
1
PEX_TX4
1
PEX_TX4
1
PEX_RX4
1
PEX_RX4
1
PEX_TX5
1
PEX_TX5
1
PEX_RX5
1
PEX_RX5
1
PEX_TX6
1
PEX_TX6
1
PEX_RX6
1
PEX_RX6
1
PEX_TX7
1
PEX_TX7
1
PEX_RX7
1
PEX_RX7
1
PEX_TX8
1
PEX_TX8 PEX_TX8* AE16
1
PEX_RX8
1
PEX_RX8
1
PEX_TX9
1
PEX_TX9
1
PEX_RX9
1
PEX_RX9
1
PEX_TX10
1
PEX_TX10
1
PEX_RX10
1
PEX_RX10
1
PEX_TX11
1
PEX_TX11
1
PEX_RX11
1
PEX_RX11
1
PEX_TX12
1
PEX_TX12
1
PEX_RX12
1
PEX_RX12
1
PEX_TX13
1
PEX_TX13
1
PEX_RX13
1
PEX_RX13
1
PEX_TX14
1
PEX_TX14
1
PEX_RX14
1
PEX_RX14
1
PEX_TX15 PEX_TX15 AE24
1
PEX_TX15
1
PEX_RX15
1
PEX_RX15
1
G86M ?/? 256MB(64bit) DDR2 16Mx16 84FBGA, LVDS + DVI_A/DVI_B + TV_OUT + VGA
PCI EXPRESS INTERFACE
C588
0402
C580
C572
C569
C562
C560
C558
C554
C549
C547
C545
C543
C540
C537
C531
.1UF
10V
10%
X5R
COMMON
0402 10V
0402
0402
0402
0402
0402
0402
0402
0402
0402
0402
0402
0402 10V
0402
0402
.1UF
10%
X5R
COMMON
.1UF
10V
10%
X5R
COMMON
.1UF
10V
10%
X5R
COMMON
.1UF
10V
10%
X5R
COMMON
.1UF
10V
10%
X5R
COMMON
.1UF
10V
10%
X5R
COMMON
.1UF
10V
10%
X5R
COMMON
.1UF C552
10V
10%
X5R
COMMON
.1UF
10V
10%
X5R
COMMON
.1UF
10V
10%
X5R
COMMON
.1UF
10V
10%
X5R
COMMON
.1UF
10V
10%
X5R
COMMON
.1UF
10%
X5R
COMMON
.1UF
10V
10%
X5R
COMMON
.1UF
10V
10%
X5R
COMMON
ASSEMBLY
PAGE DETAIL
100DIFF
100DIFF
100DIFF
100DIFF
100DIFF
100DIFF
100DIFF
100DIFF
100DIFF
100DIFF
100DIFF
100DIFF
100DIFF
100DIFF
100DIFF
100DIFF
100DIFF
100DIFF
100DIFF
100DIFF
100DIFF
100DIFF
100DIFF
100DIFF
100DIFF
100DIFF
100DIFF
100DIFF
100DIFF
100DIFF
100DIFF
100DIFF
100DIFF
100DIFF
NET_NAME DIFF_PAIR NV_CRITICAL_NET NV_IMPEDANCE
PEX_TSTCLK
PEX_TSTCLK*
REFCLK
REFCLK*
PEX_TX0
PEX_TX0*
PEX_RX0
PEX_RX0*
PEX_TX1
PEX_TX1*
PEX_RX1
PEX_RX1*
PEX_TX2
PEX_TX2*
PEX_RX2
PEX_RX2*
PEX_TX3
PEX_TX3*
PEX_RX3
PEX_RX3*
PEX_TX4
PEX_TX4*
PEX_RX4
PEX_RX4*
PEX_TX5
PEX_TX5*
PEX_RX5
PEX_RX5*
PEX_TX6
PEX_TX6*
PEX_RX6
PEX_RX6*
PEX_TX7
PEX_TX7*
PEX_RX7
PEX_RX7*
PEX_TX8
PEX_RX8
PEX_RX8*
PEX_TX9
PEX_TX9*
PEX_RX9
PEX_RX9*
PEX_TX10
PEX_TX10*
PEX_RX10
PEX_RX10*
PEX_TX11
PEX_TX11*
PEX_RX11
PEX_RX11*
PEX_TX12
PEX_TX12*
PEX_RX12
PEX_RX12*
PEX_TX13
PEX_TX13*
PEX_RX13
PEX_RX13*
PEX_TX14
PEX_TX14*
PEX_RX14
PEX_RX14*
PEX_TX15*
PEX_RX15
PEX_RX15*
AC6
AF13
AF14
AE3
AE4
AD5
AD6
AF1
AG2
AE6
AE7
AG3
AG4
AD7
AC7
AF4
AF5
AE9
AE10
AG6
AG7
AD10
AC10
AF7
AF8
AE12
AE13
AG9
AG10
AD13
AC13
AF10
AF11
AC15
AD15
AG12
AG13
AE15
AG15
AG16
AC18
AD18
AF16
AF17
AE18
AE19
AG18
AG19
AC21
AD21
AF19
AF20
AE21
AE22
AG21
AG22
AD22
AD23
AF22
AF23
AF25
AE25
AG24
AG25
AD24
AG26
AF27
G1
G86_TEST
BGA533
COMMON
1/12 PCI_EXPRESS
PEX_RST
PEX_TSTCLK_OUT
PEX_TSTCLK_OUT
PEX_REFCLK
PEX_REFCLK
PEX_TX0
PEX_TX0
PEX_RX0
PEX_RX0
PEX_TX1
PEX_TX1
PEX_RX1
PEX_RX1
PEX_TX2
PEX_TX2
PEX_RX2
PEX_RX2
PEX_TX3
PEX_TX3
PEX_RX3
PEX_RX3
PEX_TX4
PEX_TX4
PEX_RX4
PEX_RX4
PEX_TX5
PEX_TX5
PEX_RX5
PEX_RX5
PEX_TX6
PEX_TX6
PEX_RX6
PEX_RX6
PEX_TX7
PEX_TX7
PEX_RX7
PEX_RX7
PEX_TX8
PEX_TX8
PEX_RX8
PEX_RX8
PEX_TX9
PEX_TX9
PEX_RX9
PEX_RX9
PEX_TX10
PEX_TX10
PEX_RX10
PEX_RX10
PEX_TX11
PEX_TX11
PEX_RX11
PEX_RX11
PEX_TX12
PEX_TX12
PEX_RX12
PEX_RX12
PEX_TX13
PEX_TX13
PEX_RX13
PEX_RX13
PEX_TX14
PEX_TX14
PEX_RX14
PEX_RX14
PEX_TX15
PEX_TX15
PEX_RX15
PEX_RX15
NV_CRITICAL_NET
DIFF_PAIR NET_NAME
PEX_TX0_C
PEX_TX0_C
PEX_TX1_C
PEX_TX1_C
PEX_TX2_C
PEX_TX2_C
PEX_TX3_C
PEX_TX3_C
PEX_TX4_C
PEX_TX4_C
PEX_TX5_C
PEX_TX5_C
PEX_TX6_C
PEX_TX6_C
PEX_TX7_C
PEX_TX7_C
PEX_TX8_C
PEX_TX8_C PEX_TX8_C*79
PEX_TX9_C
PEX_TX9_C
PEX_TX10_C
PEX_TX10_C
PEX_TX11_C
PEX_TX11_C
PEX_TX12_C
PEX_TX12_C
PEX_TX13_C
PEX_TX13_C
PEX_TX14_C
PEX_TX14_C
PEX_TX15_C PEX_TX15_C39
PEX_TX15_C
GND
C B
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
NV_IMPEDANCE
100DIFF
100DIFF
100DIFF
100DIFF
100DIFF
100DIFF
100DIFF
100DIFF
100DIFF
100DIFF
100DIFF
100DIFF
100DIFF
100DIFF
100DIFF
100DIFF
100DIFF
100DIFF
100DIFF
100DIFF
100DIFF
100DIFF
100DIFF
100DIFF
100DIFF
100DIFF
100DIFF
100DIFF
100DIFF
100DIFF
100DIFF
100DIFF
100DIFF
100DIFF
100DIFF
100DIFF
100DIFF
100DIFF
100DIFF
100DIFF
100DIFF
100DIFF
100DIFF
100DIFF
100DIFF
100DIFF
100DIFF
100DIFF
100DIFF
100DIFF
100DIFF
100DIFF
100DIFF
100DIFF
100DIFF
100DIFF
100DIFF
100DIFF
100DIFF
100DIFF
100DIFF
100DIFF
100DIFF
100DIFF
100DIFF
100DIFF
C592
0402
C584
0402
C577
0402
C571
0402
C566
0402
C561
0402
C559
0402
C557
0402
C553
0402 10V
C551
0402
C548
0402
C546
0402
C544
0402
C542
0402
C538
0402
.1UF
10V
10%
X5R
COMMON
.1UF
10V
10%
X5R
COMMON
.1UF
10V
10%
X5R
COMMON
.1UF
10V
10%
X5R
COMMON
.1UF
10V
10%
X5R
COMMON
.1UF
10V
10%
X5R
COMMON
.1UF
10V
10%
X5R
COMMON
.1UF
10V
10%
X5R
COMMON
.1UF
10%
X5R
COMMON
.1UF
10V
10%
X5R
COMMON
.1UF
10V
10%
X5R
COMMON
.1UF
10V
10%
X5R
COMMON
.1UF
10V
10%
X5R
COMMON
.1UF
10V
10%
X5R
COMMON
.1UF
10V
10%
X5R
COMMON
.1UF C536
10V 0402
10%
X5R
COMMON
PEX_RST
R35
0402
200
COMMON
A
3V3RUN
2V5RUN
C2
.1UF
10V 10V
10% 10%
X5R
0402
COMMON
GND
C27
.1UF
10V
10%
X5R
0402
COMMON
GND
C653
.1UF
10V
10%
X5R
0402
COMMON
GND
C1
1V8RUN
PWR_SRC
GND
5VRUN
GND
.1UF
X5R
0402
COMMON
C519
.1UF
25V
10%
X7R
0603
COMMON
C524
.1UF
10V
10%
X5R
0402
COMMON
1
2
3
4
5
CN1
CON_MXM_X16_EDGE
(NPHY,NONPHY)-X16(_SLI)
NONPHY-X16
COMMON
1/2 PCI-Express, Power
238
3V3RUN
(1.5A)
2
1V8RUN
(3.5A)
1
PWR_SRC
(4A)
234
2V5RUN
(0.5A)
18
5VRUN
(0.5A)
17
GND
20
GND
41
GND
44
GND
47
GND
50
GND
53
GND
56
GND
59
GND
62
GND
65
GND
68
GND
71
GND
74
GND
77
GND
80
GND
83
GND
86
GND
89
GND
92
GND
95
GND
98
GND
101
GND
104
GND
107
GND
110
GND
113
GND
116
GND
119
GND
122
GND
125
GND
128
GND
131
GND
138
GND
142
GND
146
GND
150
GND
154
GND
158
GND
164
GND
176
GND
182
GND
188
GND
194
GND
199
GND
200
GND
205
GND
206
GND
211
GND
212
GND
218
GND
223
GND
229
GND
235
GND
236
GND
241
GND
CLK_REQ
PEX_RST
PEX_REFCLK
PEX_REFCLK
PEX_RX0
PEX_RX0
PEX_TX0
PEX_TX0
PEX_RX1
PEX_RX1
PEX_TX1
PEX_TX1
PEX_RX2
PEX_RX2
PEX_TX2
PEX_TX2
PEX_RX3
PEX_RX3
PEX_TX3
PEX_TX3
PEX_RX4
PEX_RX4
PEX_TX4
PEX_TX4
PEX_RX5
PEX_RX5
PEX_TX5
PEX_TX5
PEX_RX6
PEX_RX6
PEX_TX6
PEX_TX6
PEX_RX7
PEX_RX7
PEX_TX7
PEX_TX7
PEX_RX8
PEX_RX8
PEX_TX8
PEX_TX8
PEX_RX9
PEX_RX9
PEX_TX9
PEX_TX9
PEX_RX10
PEX_RX10
PEX_TX10
PEX_TX10
PEX_RX11
PEX_RX11
PEX_TX11
PEX_TX11
PEX_RX12
PEX_RX12
PEX_TX12
PEX_TX12
PEX_RX13
PEX_RX13
PEX_TX13
PEX_TX13
PEX_RX14
PEX_RX14
PEX_TX14
PEX_TX14
PEX_RX15
PEX_RX15
PEX_TX15
PEX_TX15
PRSNT1
PRSNT2
137
139
135
133
129
127
132
130
123
121
126
124
117
115
120
118
111
109
114
112
105
103
108
106
99
97
102
100
93
91
96
94
87
85
90
88
81
84
82
75
73
78
76
69
67
72
70
63
61
66
64
55
60
58
51
49
54
52
45
43
48
46
37
42
40
134
38
PRSNT2_C
PEX_TX0_C
PEX_TX0_C*
PEX_TX1_C
PEX_TX1_C*
PEX_TX2_C
PEX_TX2_C*
PEX_TX3_C
PEX_TX3_C*
PEX_TX4_C
PEX_TX4_C*
PEX_TX5_C
PEX_TX5_C*
PEX_TX6_C
PEX_TX6_C*
PEX_TX7_C
PEX_TX7_C*
PEX_TX8_C
PEX_TX9_C
PEX_TX9_C*
PEX_TX10_C
PEX_TX10_C*
PEX_TX11_C
PEX_TX11_C*
PEX_TX12_C57
PEX_TX12_C*
PEX_TX13_C
PEX_TX13_C*
PEX_TX14_C
PEX_TX14_C*
PEX_TX15_C*
0402
PAGE 2) PCI-EXPRESS
GND
0 R43
COMMON
5%
GND
ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, 'MATERIALS') ARE BEING PROVIDED 'AS IS'. THE MATERIALS MAY
CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL
IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.
G72
NV_PLLAVDD
PEX_IOVDD
PEX_IOVDD
PEX_IOVDD
PEX_IOVDD
PEX_IOVDD
PEX_IOVDD
PEX_IOVDD
PEX_IOVDD
PEX_IOVDDQ
PEX_IOVDDQ
PEX_IOVDDQ
PEX_IOVDDQ
PEX_IOVDDQ
PEX_IOVDDQ
PEX_IOVDDQ
PEX_IOVDDQ
PEX_IOVDDQ
PEX_IOVDDQ
PEX_IOVDDQ
PEX_IOVDDQ
PEX_IOVDDQ
PEX_IOVDDQ
PEX_IOVDDQ
PEX_IOVDDQ
PEX_IOVDDQ
PEX_IOVDDQ
PEX_IOVDDQ
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD_LP
VDD_LP
VDD_LP
VDD_LP
VDD33
VDD33
VDD33
VDD33
VDD33
VDD33
G86
VDD
PEX_PLLAVDD
PEX_PLLDVDD
PEX_PLLGND
AB10
AB11
AB14
AB15
W17
W18
AB20
AB21
AA4
AB5
AB6
AB7
AB8
AB9
AC9
AC11
AB12
AC12
AB13
AB16
AC16
AB17
AC17
AB18
AB19
AC19
AC20
J9
M9
R9
T9
J10
J11
M11
N11
R11
T11
L12
M12
T12
U12
L13
M13
T13
U13
W13
M14
T14
L15
M15
T15
U15
W15
L16
M16
T16
U16
W16
M17
N17
R17
T17
W9
W10
W11
W12
J12
F13
J13
F14
J15
J16
N9 NVVDD
Y6
AA5
AA6
NVVDD
PEX_PLL_DVDD
GND
C607
.1UF
16V
10%
X7R
0402
COMMON
C582
.1UF
10V
10%
X5R
0402
COMMON
C602
.1UF
6.3V
10%
X7R
0402
COMMON
C567
.1UF
6.3V
10%
X7R
0402
COMMON
C608
.1UF
6.3V
10%
X7R
0402
COMMON
C578
.1UF
16V
10%
X7R
0402
COMMON
PLACE UNDER GPU
C586
.1UF
6.3V
10%
X7R
0402
COMMON
PLACE UNDER GPU
C599
4700PF
25V
10%
X7R
0402
COMMON
PLACE UNDER GPU
C595
.1UF
16V
10%
X7R
0402
COMMON
C585
16V
10%
X7R
0402
COMMON
C604
1UF
6.3V
10%
X5R
COMMON
C596
1UF .1UF 1UF 4.7UF 10UF
6.3V
10%
X5R
0402
COMMON
C591
1UF
6.3V
10%
X5R
0402 0402
COMMON
6.3V
10%
X5R
0402
COMMON
PLACE UNDER GPU
PLACE UNDER GPU
C600
.1UF
6.3V
10%
X7R
0402
COMMON
C575
.1UF
16V
10%
X7R
0402
COMMON
C594
.1UF
16V
10%
X7R
0402
COMMON
C593
.1UF
6.3V
10%
X7R
0402
COMMON
C597
.1UF
6.3V
10%
X7R
0402
COMMON
C570
.1UF
6.3V
10%
X7R
0402
COMMON
C601
.1UF
6.3V
10%
X7R
0402
COMMON
GND
3V3RUN
C587
.1UF
6.3V
10%
X7R
COMMON
C611
1UF
6.3V
10%
X5R
0402 0402
COMMON
GND
C605
.01UF
16V
10%
X7R
0402
COMMON
C635
1UF
6.3V
10%
X5R
COMMON
NVIDIA CORPORATION
2701 SAN TOMAS EXPRESSWAY
C640
1UF
6.3V
10%
X5R
0402 0402
COMMON
SANTA CLARA, CA 95050, USA
NV_PN
ID
NAME
600-10584-0002-100
p584
Joe Kwon
C645
1UF
6.3V
10%
X5R
0402
COMMON
C556
4.7UF
6.3V
10%
X5R
0603
COMMON
C565 C573
6.3V
10%
X5R
0603
COMMON
LB506
H G F
PEX1V2
C633
4.7UF
6.3V
10%
X5R
0603
COMMON
1
GND
PEX1V2
C37
6.3V
20%
X5R
0805
COMMON
GND
NVVDD
C576
1UF
6.3V
10%
X7R
0603
COMMON
C568
1UF
6.3V
10%
X7R
0603
COMMON
C603
1UF
6.3V
10%
X7R
0603
COMMON
2
GND
GND
GND
3
4
PEX1V2
10nH
COMMON
0603
C643
4.7UF
6.3V
10%
X5R
0603
COMMON
GND
5
2 OF 16
PAGE
14-DEC-2006
DATE
H F D G E B A C
www.vinafix.vn
Page 3
A
1
PAGE 3) FBA INTERFACE
2
3
4<>
4
OUT
FBADQM<7..0>
C B
FBAD<63..0>
4<>
BI
FBAD<0>
0
FBAD<1>
1
FBAD<2>
2
FBAD<3>
3
FBAD<4>
4
FBAD<5>
5
FBAD<6>
6
FBAD<7>
7
FBAD<8>
8
FBAD<9>
9
FBAD<10>
10
FBAD<11>
11
FBAD<12>
12
FBAD<13>
13
FBAD<14>
14
FBAD<15>
15
FBAD<16>
16
FBAD<17>
17
FBAD<18>
18
FBAD<19>
19
FBAD<20>
20
FBAD<21>
21
FBAD<22>
22
FBAD<23>
23
FBAD<24>
24
FBAD<25>
25
FBAD<26>
26
FBAD<27>
27
FBAD<28>
28
FBAD<29>
29
FBAD<30>
30
FBAD<31>
31
FBAD<32>
32
FBAD<33>
33
FBAD<34>
34
FBAD<35>
35
FBAD<36>
36
FBAD<37>
37
FBAD<38>
38
FBAD<39>
39
FBAD<40>
40
FBAD<41>
41
FBAD<42>
42
FBAD<43>
43
FBAD<44>
44
FBAD<45>
45
FBAD<46>
46
FBAD<47>
47
FBAD<48>
48
FBAD<49>
49
FBAD<50>
50
FBAD<51>
51
FBAD<52>
52
FBAD<53>
53
FBAD<54>
54
FBAD<55>
55
FBAD<56>
56
FBAD<57>
57
FBAD<58>
58
FBAD<59>
59
FBAD<60>
60
FBAD<61>
61
FBAD<62>
62
FBAD<63>
63
FBADQM<0>
0
FBADQM<1>
1
FBADQM<2>
2
FBADQM<3>
3
FBADQM<4>
4
FBADQM<5>
5
FBADQM<6>
6
FBADQM<7>
7
4<>
4<>
4<>
4<>
4<>
4<>
4<>
4<>
4<>
4<>
4<>
4<>
4<>
4<>
4<>
4<>
FBADQS0
BI
FBADQS1
BI
FBADQS2
BI
FBADQS3
BI
FBADQS4
BI
FBADQS5
BI
FBADQS6
BI
FBADQS7
BI
FBADQS0*
BI
FBADQS1*
BI
FBADQS2*
BI
FBADQS3*
BI
FBADQS4*
BI
FBADQS5*
BI
FBADQS6*
BI
FBADQS7*
BI
A26
C24
B24
A24
C22
A25
B25
D23
G22
J23
E24
F23
J24
F24
G23
H24
D16
E16
D17
F18
E19
E18
D20
D19
A18
B18
A19
B19
D18
C19
C16
C18
N26
N25
R25
R26
R27
T25
T27
T26
AB23
Y24
AB24
AB22
AC24
AC22
AA23
AA22
T24
T23
R24
R23
R22
T22
N23
P24
AA24
AA27
AA26
AB25
AB26
AB27
AA25
W25
D21
F22
F20
A21
V27
W22
V22
V24
B22
D22
E21
C21
V25
W24
U24
W26
A22
E22
F21
B21
V26
W23
V23
W27
G1
G86_TEST
BGA533
COMMON
FB_DQ0
FB_DQ1
FB_DQ2
FB_DQ3
FB_DQ4
FB_DQ5
FB_DQ6
FB_DQ7
FB_DQ8
FB_DQ9
FB_DQ10
FB_DQ11
FB_DQ12
FB_DQ13
FB_DQ14
FB_DQ15
FB_DQ16
FB_DQ17
FB_DQ18
FB_DQ19
FB_DQ20
FB_DQ21
FB_DQ22
FB_DQ23
FB_DQ24
FB_DQ25
FB_DQ26
FB_DQ27
FB_DQ28
FB_DQ29
FB_DQ30
FB_DQ31
FB_DQ32
FB_DQ33
FB_DQ34
FB_DQ35
FB_DQ36
FB_DQ37
FB_DQ38
FB_DQ39
FB_DQ40
FB_DQ41
FB_DQ42
FB_DQ43
FB_DQ44
FB_DQ45
FB_DQ46
FB_DQ47
FB_DQ48
FB_DQ49
FB_DQ50
FB_DQ51
FB_DQ52
FB_DQ53
FB_DQ54
FB_DQ55
FB_DQ56
FB_DQ57
FB_DQ58
FB_DQ59
FB_DQ60
FB_DQ61
FB_DQ62
FB_DQ63
FB_DQM0
FB_DQM1
FB_DQM2
FB_DQM3
FB_DQM4
FB_DQM5
FB_DQM6
FB_DQM7
FB_DQS_WP0
FB_DQS_WP1
FB_DQS_WP2
FB_DQS_WP3
FB_DQS_WP4
FB_DQS_WP5
FB_DQS_WP6
FB_DQS_WP7
FB_DQS_RN0
FB_DQS_RN1
FB_DQS_RN2
FB_DQS_RN3
FB_DQS_RN4
FB_DQS_RN5
FB_DQS_RN6
FB_DQS_RN7
2/12 FRAME_BUFFER
D E
E15
FB_VTT
F15
FB_VTT
F16
FB_VTT
J17
FB_VTT
J18
FB_VTT
L19
FB_VTT
N19
FB_VTT
R19
FB_VTT
U19
FB_VTT
W19
FB_VTT
FB_VDDQ
FB_VDDQ
FB_VDDQ
FB_VDDQ
FB_VDDQ
FB_VDDQ
FB_VDDQ
FB_VDDQ
FB_VDDQ
FB_VDDQ
FB_CMD0
FB_CMD1
FB_CMD2
FB_CMD3
FB_CMD4
FB_CMD5
FB_CMD6
FB_CMD7
FB_CMD8
FB_CMD9
FB_CMD10
FB_CMD11
FB_CMD12
FB_CMD13
FB_CMD14
FB_CMD15
FB_CMD16
FB_CMD17
FB_CMD18
FB_CMD19
FB_CMD20
FB_CMD21
FB_CMD22
FB_CMD23
FB_CMD24
FB_CMD25
FB_CMD26
FB_CMD27
FB_CMD28
FB_CLK0
FB_CLK0
FB_CLK1
FB_CLK1
FB_CAL_PD_VDDQ
FB_CAL_PU_GND
FB_CAL_TERM_GND
FB_DEBUG
F17
F19
J19
M19
T19
J22
L22
P22
U22
Y22
G27
D25
F26
F25
G25
J25
J27
M26
C27
C25
D24
N27
G24
J26
M27
C26
M25
D26
D27
K26
K25
K24
F27
K27
G26
B27
N24
M23
M24
L24
K23
M22
N22
D15
E13
H22
K22
FBA_A<3>
FBA_A<0>
FBA_A<2>
FBA_A<1>
FBB_A<3>
FBB_A<4>
FBB_A<5>
FBA_BA2
FBA_CS0*
FBA_WE*
FBA_BA0
FBA_CKE
FBA_ODT_GPU
FBB_A<2>
FBA_A<12>
FBA_RAS*
FBA_A<11>
FBA_A<10>
FBA_BA1
FBA_A<8>
FBA_A<9>
FBA_A<6>
FBA_A<5>
FBA_A<7>
FBA_A<4>
FBA_CAS*
SNN_FBA_A13
SNN_FBA_A14
SNN_FBA_A15
FBA_CLK0
FBA_CLK0*
FBA_CLK1
FBA_CLK1*
FBCAL_PD
FBCAL_PU
FBCAL_TERM
FBA_DEBUG
3
4
5
2
R533
0402
R537
0402
R528
0402
FBB_A<5..2>
FBA_A<12..0>
3
0
2
1
12
11
10
8
9
6
5
7
4
OUT
OUT
OUT
OUT
40.2
COMMON
1%
40.2
COMMON
1%
40.2
NO STUFF
1%
R526
FBVTT=FBVDDQ FOR UNTERMINATED MEMORIES
FBVDDQ
C530
.022UF
16V
10%
X7R
0402
COMMON
C504
.1UF
6.3V
10%
X7R
0402
COMMON
C30
4700PF
16V
10%
X7R
0402
COMMON
C507
.022UF
16V
10%
X7R
0402
COMMON
C41
.1UF
6.3V
10%
X7R
0402
COMMON
C26
4700PF
16V
10%
X7R
0402
COMMON
.022UF .1UF .022UF .1UF 1UF
6.3V
10%
X7R
0402
COMMON
C23
.1UF
6.3V
10%
X7R
0402
COMMON
C535
4700PF 4700PF
16V
10%
X7R
0402
COMMON
16V
10%
X7R
0402
COMMON
C509
.1UF
6.3V
10%
X7R
0402
COMMON
C36
16V
10%
X7R
0402
COMMON
16V
10%
X7R
0402
COMMON
C40
.1UF
6.3V
10%
X7R
0402
COMMON
C43
4700PF
25V
10%
X7R
0402
COMMON
C20 C42 C517 C32
6.3V
10%
X7R
0603
COMMON
C19
1UF
6.3V
10%
X7R
0603
COMMON
GND
C46
6.3V
10%
X7R
0402
COMMON
6.3V
10%
X7R
0402
COMMON
6.3V
10%
X7R
0402
COMMON
GND
C49 C48 C47
.1UF .1UF .1UF
6.3V
10%
X7R
0402
COMMON
GND
4<
OUT
4<
OUT
4<
OUT
4<
OUT
4<
OUT
4<
OUT
4<
OUT
OUT
OUT
OUT
4<
4<
4<
4<
5%
0
R47
COMMON
0402
5%
4<
4<
4<
FBA_ODT
4<
OUT
FBVDDQ
GND
GND
0
NO STUFF 0402
FBA_CLK0
FBA_CLK1
Place the differential termination resistor at the end of the transmission line.
R510
0402
0402
121
COMMON
1%
121 R44
COMMON
1%
FBACLK_C0
FBACLK_C1
FBVDDQ
GND
FBVDDQ
GND
R45
0
5%
0402
NO STUFF
C29
.01UF
16V
10%
X7R
0402
NO STUFF
R512
0
5%
0402
NO STUFF
R508
C513
.01UF
16V
10%
X7R
0402
NO STUFF
R46
0402
0402
FBA_CLK0*
121
COMMON
1%
FBA_CLK1*
121
COMMON
1%
H G F
1
2
3
4
PLACE NEAR BALLS
C589
.01UF
16V
10%
X7R
0402
COMMON
SNN_FB_VREF
A16
FB_VREF
NC
FB_PLLAVDD
FB_PLLGND
G86 G72
H_PLLVDD
FB_PLLAVDD
FB_PLLGND
D14
D13
C15
FB_PLLAVDD
GND
GND
5
ASSEMBLY
ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, 'MATERIALS') ARE BEING PROVIDED 'AS IS'. THE MATERIALS MAY
CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL
IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.
PAGE DETAIL
GPU MEMORY INTERFACE
www.vinafix.vn
PLACE NEAR GPU
C581
1UF
6.3V
10%
X5R
0402
COMMON
GND
GND
LB501
C579
4.7UF
6.3V
10%
X5R
0603
COMMON
220R@100MHz
COMMON BEAD_0402
PEX1V2
NVIDIA CORPORATION
2701 SAN TOMAS EXPRESSWAY
SANTA CLARA, CA 95050, USA
NV_PN
ID
NAME
600-10584-0002-100
p584
Joe Kwon
5
3 OF 16
PAGE
14-DEC-2006
DATE
H F D G E B A C
Page 4
A
C B
D E
H G F
PAGE 4) MEMORY PARTITION A
M501
16MX16DDR2-2.5
BGA84
COMMON
K7
IN
IN
IN
IN
0
1
2
3
4
5
6
7
8
9
10
11
12
SNN_R8_M1
SNN_R3_M1
SNN_R7_M1
FBA_BA0
FBA_BA1
FBA_BA2
FBA_CKE
FBA_CLK0
FBA_CLK0*
SNN_E2_M1
FBA_RAS*
FBA_CAS*
FBA_WE*
FBA_CS0*
FBA_A<0>
FBA_A<1>
FBA_A<2>
FBA_A<3>
FBA_A<4>
FBA_A<5>
FBA_A<6>
FBA_A<7>
FBA_A<8>
FBA_A<9>
FBA_A<10>
FBA_A<11>
FBA_A<12>
L7
K3
L8
M8
M3
M7
N2
N8
N3
N7
P2
P8
P3
M2
P7
R2
R8
R3
R7
L2
L3
L1
K2
J8
K8
K9
A2SNN_A2_M1
E2
RAS
CAS
WE
CS
A<0>
A<1>
A<2>
A<3>
A<4>
A<5>
A<6>
A<7>
A<8>
A<9>
A<10>
A<11>
A<12>
NC/A<13>
NC/A<14>
NC/A<15>
BA<0>
BA<1>
NC/BA<2>
CKE
CLK
CLK
ODT
NC
NC
1/2
VDD
VDD
VDD
VDD
VDD
VDDQ
VDDQ
VDDQ
VDDQ
VDDQ
VDDQ
VDDQ
VDDQ
VDDQ
VDDQ
VDDL
VSS
VSS
VSS
VSS
VSS
VSSQ
VSSQ
VSSQ
VSSQ
VSSQ
VSSQ
VSSQ
VSSQ
VSSQ
VSSQ
VSSL
Vref
3>
4<
3>
4<
3>
4<
3>
1
4<
FBA_A<13..0>
3> 4<
IN
3>
4<
IN
3>
4<
IN
3>
4<
IN
3>
4<
IN
3>
4<
IN
3>
4<
IN
2
3>
4<
IN
FBA_ODT
R527
10K
1%
0402
COMMON
GND
FBVDDQ
A1
E1
J9
M9
R1
A9
C1
C3
C7
C9
E9
G1
G3
G7
G9
FBA_A<13..0>
J1
A3
E3
J3
N1
P9
A7
B2
B8
D2
D8
E7
F2
F8
H2
H8
J7
J2
GND
FBAVREF1
R503
0402
COMMON
R501
0402
COMMON
FBVDDQ
1K
1%
665
1%
R1
C502
.1UF
16V
R2
10%
X5R
0402
COMMON
FBA_RAS*
FBA_CAS*
FBA_WE*
FBA_CS0*
FBA_A<0>
0
FBA_A<1>
1
FBA_A<2>
2
FBA_A<3>
3
FBA_A<4>
4
FBA_A<5>
5
FBA_A<6>
6
FBA_A<7>
7
FBA_A<8>
8
9
FBA_A<10>
10
FBA_A<11>
11
FBA_A<12>
12
SNN_R8_M2
SNN_R3_M2
SNN_R7_M2
FBA_BA0
FBA_BA1
FBA_BA2
FBA_CKE
FBA_CLK0
FBA_CLK0*
FBA_ODT
SNN_A2_M2
SNN_E2_M2
GND
3
M1
16MX16DDR2-2.5
BGA84
COMMON
K7
L7
K3
L8
M8
M3
M7
N2
N8
N3
N7
P2
P8
P3FBA_A<9>
P7
R2
R8
R3
R7
L2
L3
L1
K2
J8
K8
K9
A2
E2
RAS
CAS
WE
CS
A<0>
A<1>
A<2>
A<3>
A<4>
A<5>
A<6>
A<7>
A<8>
A<9>
A<10>
A<11>
A<12>
NC/A<13>
NC/A<14>
NC/A<15>
BA<0>
BA<1>
NC/BA<2>
CKE
CLK
CLK
ODT
NC
NC
FBVDDQ
2
3
4
5
FBA_BA0
FBA_BA1
FBA_BA2
FBA_CKE
FBA_CLK1
FBA_CLK1*
FBA_ODT
FBA_RAS*
FBA_CAS*
FBA_WE*
FBA_CS0*
FBA_A<0>
0
FBA_A<1>
1
FBB_A<2>
FBB_A<3>
FBB_A<4>
FBB_A<5>
FBA_A<6>
6
FBA_A<7>
7
FBA_A<8>
8
FBA_A<9>
9
FBA_A<10>
10
FBA_A<11>
11
FBA_A<12>
12
SNN_R8_M3
SNN_R3_M3
SNN_R7_M3
SNN_A2_M3
SNN_E2_M3
1/2
VDD
VDD
VDD
VDD
VDD
VDDQ
VDDQ
VDDQ
VDDQ
VDDQ
VDDQ
VDDQ
VDDQ
VDDQ
VDDQ
VDDL
VSS
VSS
VSS
VSS
VSS
VSSQ
VSSQ
VSSQ
VSSQ
VSSQ
VSSQ
VSSQ
VSSQ
VSSQ
VSSQ
VSSL
Vref
A1
E1
J9
M9
R1
A9
C1
C3
C7
C9
E9
G1
G3
G7
G9 M2
4< 3>
IN
FBA_A<13..0>
FBB_A<5..2>
J1
A3
E3
J3
N1
P9
A7
B2
B8
D2
D8
E7
F2
F8
H2
H8
J7
J2
FBAVREF3
GND
R41
0402
COMMON
R40
0402
COMMON
4<
FBVDDQ
1K
1%
665
1%
3> 4<
IN
3>
IN
R1
C22
.1UF
16V
R2
10%
X5R
0402
COMMON
GND
M2
16MX16DDR2-2.5
BGA84
COMMON
K7
L7
K3
L8
M8
M3
M7
N2
N8
N3
N7
P2
P8
P3
M2
P7
R2
R8
R3
R7
L2
L3
L1
K2
J8
K8
K9
A2
E2
RAS
CAS
WE
CS
A<0>
A<1>
A<2>
A<3>
A<4>
A<5>
A<6>
A<7>
A<8>
A<9>
A<10>
A<11>
A<12>
NC/A<13>
NC/A<14>
NC/A<15>
BA<0>
BA<1>
NC/BA<2>
CKE
CLK
CLK
ODT
NC
NC
1/2
VDDQ
VDDQ
VDDQ
VDDQ
VDDQ
VDDQ
VDDQ
VDDQ
VDDQ
VDDQ
VDDL
VSSQ
VSSQ
VSSQ
VSSQ
VSSQ
VSSQ
VSSQ
VSSQ
VSSQ
VSSQ
VSSL
Vref
VREF = FBVDDQ * R2/(R1 + R2)
VDD
VDD
VDD
VDD
VDD
VSS
VSS
VSS
VSS
VSS
FBVDDQ
A1
E1
J9
M9
R1
A9
C1
C3
C7
C9
E9
G1
G3
G7
G9
FBA_A<13..0>
FBB_A<5..2>
J1
A3
E3
J3
N1
P9
A7
B2
B8
D2
D8
E7
F2
F8
H2
H8
J7
J2
FBAVREF2
GND
R48
0402
COMMON
R49
0402
COMMON
FBVDDQ
1K
1%
665
1%
R1
C44
R2
.1UF
16V
10%
X5R
0402
COMMON
3>
4<
FBA_RAS*
FBA_CAS*
FBA_WE*
FBA_CS0*
FBA_A<0>
0
FBA_A<1>
1
FBB_A<2>
2
FBB_A<3>
3
FBB_A<4>
4
FBB_A<5>
5
FBA_A<6>
6
FBA_A<7>
7
FBA_A<8>
8
FBA_A<9>
9
FBA_A<10>
10
FBA_A<11>
11
FBA_A<12>
12
SNN_R8_M4
SNN_R3_M4
SNN_R7_M4
FBA_BA0
FBA_BA1
FBA_BA2
FBA_CKE
FBA_CLK1
FBA_CLK1*
IN
FBA_ODT
SNN_A2_M4
SNN_E2_M4
GND
FBA_CKE
GND
R502
10K
5%
0402
COMMON
M502
16MX16DDR2-2.5
BGA84
COMMON
K7
L7
K3
L8
M8
M3
M7
N2
N8
N3
N7
P8
P3
M2
P7
R2
R8
R3
R7
L2
L3
L1
K2
J8
K8
K9
A2
E2
RAS
CAS
WE
CS
A<0>
A<1>
A<2>
A<3>
A<4>
A<5>
A<6>
A<7>
A<8>
A<9>
A<10>
A<11>
A<12>
NC/A<13>
NC/A<14>
NC/A<15>
BA<0>
BA<1>
NC/BA<2>
CKE
CLK
CLK
ODT
NC
NC
FBVDDQ
1/2
VDD
VDD
VDD
VDD
VDD
VDDQ
VDDQ
VDDQ
VDDQ
VDDQ
VDDQ
VDDQ
VDDQ
VDDQ
VDDQ
VDDL
VSS
VSS
VSS
VSS
VSS
VSSQ
VSSQ
VSSQ
VSSQ
VSSQ
VSSQ
VSSQ
VSSQ
VSSQ
VSSQ
VSSL
Vref
A1
E1
J9
M9
R1
A9
C1
C3
C7
C9
E9
G1 P2
G3
G7
G9
1
J1
A3
E3
J3
N1
P9
A7
B2
B8
D2
D8
E7
F2
F8
H2
H8
GND
2
J7
J2
COMMON
FBAVREF4
R519
665
1%
0402
R520
0402
COMMON
FBVDDQ
1K
1%
C539
.1UF
16V
10%
X5R
0402
COMMON
3
GND
BI
FBADQM<7..0>
FBAD<63..0>
M1
16MX16DDR2-2.5
BGA84
COMMON
C8
DQ<0>
B9
DQ<1>
D3
DQ<2>
D9
DQ<3>
B1
DQ<4>
D7
DQ<5>
D1
DQ<6>
C2
DQ<7>
B3
DQM
B7
DQS
A8
DQS
F9
G2
H3
G8
H1
F1
H7
H9
F3
F7
E8
2/2
M502
16MX16DDR2-2.5
BGA84
COMMON
2/2
DQ<0>
DQ<1>
DQ<2>
DQ<3>
DQ<4>
DQ<5>
DQ<6>
DQ<7>
DQM
DQS
DQS
FBAD<24>
24
FBAD<25>
25
FBAD<26>
26
FBAD<27>
27
FBAD<28>
28
FBAD<29>
29
FBAD<30>
30
FBAD<31>
31
FBADQM<3>
FBADQS3
FBADQS3*
FBAD<56>
56
FBAD<57>
57
FBAD<58>
58
FBAD<59>
59
FBAD<60>
60
FBAD<61>
61
FBAD<62>
62
FBAD<63>
63
FBADQM<7>
FBADQS7
FBADQS7*
H1
H3
F9
G2
H7
F1
G8
H9
F3
F7
E8
M502
16MX16DDR2-2.5
BGA84
COMMON
C8
D1
D3
B9
B1
D9
C2
D7
B3
B7
A8
M501
16MX16DDR2-2.5
BGA84
COMMON
2/2
DQ<0>
DQ<1>
DQ<2>
DQ<3>
DQ<4>
DQ<5>
DQ<6>
DQ<7>
DQM
DQS
DQS
2/2
DQ<0>
DQ<1>
DQ<2>
DQ<3>
DQ<4>
DQ<5>
DQ<6>
DQ<7>
DQM
DQS
DQS
FBAD<16>
16
FBAD<17>
17
FBAD<18>
18
FBAD<19>
19
FBAD<20>
20
FBAD<21>
21
FBAD<22>
22
FBAD<23>
23
FBADQM<2>
FBADQS2
FBADQS2*
FBAD<48>
48
FBAD<49>
49
FBAD<50>
50
FBAD<51>
51
FBAD<52>
52
FBAD<53>
53
FBAD<54>
54
FBAD<55>
55
FBADQM<6>
FBADQS6
FBADQS6*
M1
16MX16DDR2-2.5
BGA84
COMMON
FBAD<0>
0
FBAD<1>
1
FBAD<2>
2
FBAD<3>
3
FBAD<4>
4
FBAD<5>
5
FBAD<6>
6
FBAD<7>
7
FBADQM<0>
FBADQS0*
FBAD<32>
32
FBAD<33>
33
FBAD<34>
34
FBAD<35>
35
FBAD<36>
36
FBAD<37>
37
FBAD<38>
38
FBAD<39>
39
FBADQM<4>
FBADQS4
FBADQS4*
F9
H7
G8
F1
H9
G2
H1
H3
F3
F7FBADQS0
E8
H3
H1
H9
H7
G2
G8
F1
F9
F3
F7
E8
2/2
DQ<0>
DQ<1>
DQ<2>
DQ<3>
DQ<4>
DQ<5>
DQ<6>
DQ<7>
DQM
DQS
DQS
M2
16MX16DDR2-2.5
BGA84
COMMON
2/2
DQ<0>
DQ<1>
DQ<2>
DQ<3>
DQ<4>
DQ<5>
DQ<6>
DQ<7>
DQM
DQS
DQS
FBAD<8>
8
FBAD<9>
9
FBAD<10>
10
FBAD<11>
11
FBAD<12>
12
FBAD<13>
13
FBAD<14>
14
FBAD<15>
15
FBADQM<1>
FBADQS1
FBADQS1*
FBAD<40>
40
FBAD<41>
41
FBAD<42>
42
FBAD<43>
43
FBAD<44>
44
FBAD<45>
45
FBAD<46>
46
FBAD<47>
47
FBADQM<5>
FBADQS5
FBADQS5*
M501
16MX16DDR2-2.5
BGA84
COMMON
D9
D7
C2
C8
D3
B9
D1
B1
B3
B7
A8
M2
16MX16DDR2-2.5
BGA84
COMMON
D3
B9
D9
D1
B1
C2
C8
D7
B3
B7
A8
DQ<0>
DQ<1>
DQ<2>
DQ<3>
DQ<4>
DQ<5>
DQ<6>
DQ<7>
DQM
DQS
DQS
DQ<0>
DQ<1>
DQ<2>
DQ<3>
DQ<4>
DQ<5>
DQ<6>
DQ<7>
DQM
DQS
DQS
2/2
2/2
3<> 4<>
4
4<> 3>
BI
5
ASSEMBLY
ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, 'MATERIALS') ARE BEING PROVIDED 'AS IS'. THE MATERIALS MAY
CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL
IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.
PAGE DETAIL
G86M ?/? 256MB(64bit) DDR2 16Mx16 84FBGA, LVDS + DVI_A/DVI_B + TV_OUT + VGA
FRAME BUFFER PARTITION A
MIN_LINE_WIDTH NET
BI
BI
3>
4<
IN
3>
4<
IN
3>
4<
IN
3>
4<
IN
3<>
BI
3<>
BI
3<>
BI
3<>
BI
3<>
BI
3<>
BI
3<>
BI
3<>
BI
3<>
BI
3<>
BI
3<>
BI
3<>
BI
3<>
BI
3<>
BI
3<>
BI
3<>
BI
3>
4<
IN
3>
4<
IN
3>
4<
IN
3>
4<
IN
3>
4<
IN
3>
4<
IN
3>
4<
IN
3>
4<
IN
3>
4<
IN
3>
4<
IN
IN
3<>
4<>
BI
3>
4<>
BI
IN
3> 4<
IN
IN
FBAVREF1
FBAVREF2
FBA_CLK0
FBA_CLK0*
FBA_CLK1
FBA_CLK1*
FBADQS0
FBADQS0*
FBADQS1
FBADQS1*
FBADQS2
FBADQS2*
FBADQS3
FBADQS3*
FBADQS4
FBADQS4*
FBADQS5
FBADQS5*
FBADQS6
FBADQS6*
FBADQS7
FBADQS7*
FBA_A<12..0>
FBB_A<5..2>
FBA_BA0
FBA_BA1
FBA_CKE
FBA_BA2
FBA_RAS*
FBA_CAS*
FBA_WE*
FBA_CS0*
FBA_CS1*
FBAD<63..0>
FBADQM<7..0>
FBA_DEBUG
FBA_ODT
FBA_ODT_GPU
DIFFPAIR NET
FBA_CLK0
FBA_CLK0
FBA_CLK1
FBA_CLK1
FBADQS0
FBADQS0
FBADQS1
FBADQS1
FBADQS2
FBADQS2
FBADQS3
FBADQS3
FBADQS4
FBADQS4
FBADQS5
FBADQS5
FBADQS6
FBADQS6
FBADQS7
FBADQS7
16.00
16.00
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
NVIDIA CORPORATION
2701 SAN TOMAS EXPRESSWAY
VOLTAGE
0.9V
0.9V
100DIFF
100DIFF
100DIFF
100DIFF
100DIFF
100DIFF
100DIFF
100DIFF
100DIFF
100DIFF
100DIFF
100DIFF
100DIFF
100DIFF
100DIFF
100DIFF
100DIFF
100DIFF
100DIFF
100DIFF
50OHM
50OHM
50OHM
50OHM
50OHM
50OHM
50OHM
50OHM
50OHM
50OHM
50OHM
50OHM
50OHM
50OHM
50OHM
50OHM
IMPEDANCE CRITICAL
4
5
SANTA CLARA, CA 95050, USA
NV_PN
ID
NAME
600-10584-0002-100
p584
Joe Kwon
PAGE
DATE
4 OF 16
14-DEC-2006
H F D G E B A C
www.vinafix.vn
Page 5
A
C B
D E
H G F
1
1
PAGE 5) Memory Decoupling Caps
FBVDDQ
C35
.022UF
16V
10%
X7R
0402
2
COMMON
FBVDDQ
3
FBVDDQ
C574
.022UF
16V
10%
X7R
0402
COMMON
C515
.022UF
16V
10%
X7R
0402
COMMON
C528
.022UF
16V
10%
X7R
0402
COMMON
C39
.1UF
10V
10%
X5R
0402
COMMON
C512
.1UF
10V
10%
X5R X5R
0402
COMMON
C533
.1UF
10V
10%
X5R
0402
COMMON
C564
.1UF
10V
10%
0402
COMMON
C522
.1UF
10V
10%
X5R
0402
COMMON
C525
.1UF
10V
10%
X5R
0402
COMMON
GND
C541
4.7UF
6.3V
10%
X5R
0603
COMMON
GND
C501
4.7UF
6.3V
10%
X5R
0603
COMMON
2
3
C33
.022UF
16V
10%
X7R
0402
COMMON
C508
.022UF
16V
10%
X7R
0402
COMMON
C24 C529
.1UF
.1UF
10V
10V
10%
10%
X5R
X5R
0402
0402
COMMON COMMON
C506
.1UF
10V
10%
X5R
0402
COMMON
C45
4.7UF
6.3V
10%
X5R
0603
COMMON
GND
FBVDDQ
4
C521
.022UF
16V
10%
X7R
0402
COMMON
C25
.022UF
16V
10%
X7R
0402
COMMON
.1UF
10V
10%
X5R X5R
0402
COMMON
.1UF
10V
10%
0402
COMMON
C511 C505 C503 C28
.1UF
10V
10%
X5R
0402
COMMON
4.7UF
6.3V
10%
X5R
0603
COMMON
GND
5
ASSEMBLY
ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, 'MATERIALS') ARE BEING PROVIDED 'AS IS'. THE MATERIALS MAY
CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL
IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.
PAGE DETAIL
G86M ?/? 256MB(64bit) DDR2 16Mx16 84FBGA, LVDS + DVI_A/DVI_B + TV_OUT + VGA
MEMORY DECOUPLING CAPS
NVIDIA CORPORATION
2701 SAN TOMAS EXPRESSWAY
SANTA CLARA, CA 95050, USA
NV_PN
ID
NAME
600-10584-0002-100
p584
Joe Kwon
4
5
5 OF 16
PAGE
14-DEC-2006
DATE
H F D G E B A C
www.vinafix.vn
Page 6
A
C B
D E
H G F
PAGE 6) DAC_A, DAC_B, DAC_C
G1
G86_TEST
BGA533
1
3V3RUN
LB502
BEAD_0603
180R@100MHz
COMMON
4.7UF 4700PF
10%
6.3V
X5R
0603
COMMON
GND
C621 C628
25V
X7R
0402
COMMON
12mil
10%
C620
470PF
50V
X7R
0402
COMMON
16V
10%
X7R
0402
COMMON
124 ohm is good for G86M ?
DACA_VDD
DACA_VREF
DACA_RSET
R560 C629
124 .01UF
1% 10%
0402
COMMON
2
AE2
AB4
AD3
COMMON
3/12 DAC_A
DAC_A_VDD
DAC_A_VREF
DAC_A_RSET
I2CA_SCL
I2CA_SDA
DAC_A_HSYNC
DAC_A_VSYNC
DAC_A_RED
DAC_A_GREEN
DAC_A_BLUE
DAC_A_IDUMP
D10
E10
AD4
AC4
AE1
AD1
AD2
U9
I2CA_SCL
I2CA_SDA
DACA_HSYNC
DACA_VSYNC
DACA_RED
DACA_GREEN
DACA_BLUE
GND
R547
0402
33
R544
COMMON
0402
33
5%
COMMON
5%
R26 R27
150 150
1%
1%
0402
0402
COMMON
COMMON
GND
GND
3V3RUN
GND
R553
4.7K
5%
0402
COMMON
R25
150
1%
0402
COMMON
3V3RUN
R546
4.7K
5%
0402
COMMON
I2CA_SCL_R
I2CA_SDA_R
Place close to GPU
8<
OUT
8<>
BI
8<
OUT
8<
NV_IMPEDANCE NV_CRITICAL
1
1
1
50OHM
50OHM
50OHM
OUT
8<
OUT
8<
OUT
8<
OUT
2
1
3V3RUN 3V3RUN
3V3RUN
LB507
BEAD_0603
180R@100MHz
COMMON
C644
4.7UF
X5R
0603
COMMON
C636
4700PF
25V 10% 6.3V
X7R
0402
COMMON
DACB_VREF
C598
470PF
10%
50V 10%
X7R
0402
COMMON
C606
.01UF
16V
X7R
0402
COMMON
10%
DACB_VDD
12mil
DACB_RSET
R549
124
1%
0402
COMMON
3
GND
GND
124 ohm is good for G86M ?
F8
E7
D6
G1
G86_TEST
BGA533
COMMON
4/12 DAC_B
DAC_B_VDD
DAC_B_VREF
DAC_B_RSET
I2CB_SCL
I2CB_SDA
DAC_B_HSYNC
DAC_B_VSYNC
DAC_B_CSYNC
DAC_B_RED
DAC_B_GREEN
DAC_B_BLUE
DAC_B_IDUMP
F9
F10
E6
F5
F7
F4
E4
L9
I2CB_SCL
I2CB_SDA
SNN_DACB_HSYNC
SNN_DACB_VSYNC
SNN_DACB_CSYNC
DACB_RED
DACB_GREEN
DACB_BLUED5
GND
50OHM
50OHM
50OHM
R583
0402
R555
150
1%
0402
COMMON
33
COMMON
5%
R551
150
1%
0402
COMMON
5%
1
1
1
R558
150
1%
0402
COMMON
33
R582
COMMON
0402
R589
4.7K
5%
0402
COMMON
R574
4.7K
5%
0402
COMMON
I2CB_SCL_R
8<
OUT
8<
OUT
8<
OUT
I2CB_SDA_R
8<
OUT
8<>
BI
3
GND
G1
G86_TEST
GND
BGA533
COMMON
10/12 XTAL_PLL
H4
PLLVDD
H5
PLLGND
C1
XTAL_SS_IN
B1
XTAL_IN
NV_IMPEDANCE NV_CRITIC
50OHM
Y1
H10SSMD
XTAL_4PIN_HOSONIC
27 MHZ
+/-10 PPM
COMMON
XTAL_OUT_BUF
XTAL_OUT
NV_CRITIC NV_IMPEDANCE
1 50OHM
ASSEMBLY
PAGE DETAIL
C3
C2
DAC A/B
BXTALOUT
XTALOUT
R23
0402
R30
10K
5%
0402
COMMON
INTERNAL SS : STUFF
EXTERNAL SS : NO STUFF
C654
22PF
50V
5%
C0G
0402
COMMON
GND
GND
5%
PEX1V2
4
C642
4.7UF
6.3V
10%
X5R
0603
COMMON
GND
LB503
180R@100MHz
COMMON BEAD_0603
C641
1UF
10V
X5R
0603
COMMON
C630
4700PF
25V
10%
10%
X7R
0402
COMMON
11>
IN
5
ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, 'MATERIALS') ARE BEING PROVIDED 'AS IS'. THE MATERIALS MAY
CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL
IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.
12mil
C624
470PF
50V
X7R
0402
COMMON
PLLVDD
10%
GND
SSFOUT
XTALIN
C652
18PF
50V
5%
C0G
0402
COMMON
1
GND
22
COMMON
GND
XTALOUTBUFF
4
11<
OUT
5
NVIDIA CORPORATION
2701 SAN TOMAS EXPRESSWAY
SANTA CLARA, CA 95050, USA
NV_PN
ID
NAME
600-10584-0002-100
p584
Joe Kwon 14-DEC-2006
PAGE
DATE
6 OF 16
H F D G E B A C
www.vinafix.vn
Page 7
A
PAGE 7)LVDS / TMDS Interface
C B
D E
H G F
1
1
Loading options for IFPAB outputs
Option #1) IFPAB outputs to LVDS only.
Option #2) IFPAB outputs to DVI-C only.
Option #3) Controlled with GPIO9, IFPAB dynamically outputs to LVDS or DVI-C.
IN
IN
GPIO9_LVDS_SYS*
3V3RUN
FB_VCC
FB_PWRGOOD
R568
10K
0402
COMMON
1G1D1S
1
3V3RUN
5%
G
S
1G1D1S
1
3
Q510
SI2305DS
SOT23_1G1D1S
NO STUFF
2
MAX_VOLTAGE=-8V
CONTINUOUS_CURRENT=-2.8A@70C
R_DS_ON=52mR
MAX_CURRENT=-6A
MAX_WATTAGE=0.8W@70C
V_BE_GS=+/-8V
3
Q508
RTR040N03
SOT23_1G1D1S
NO STUFF
2 1
S
MAX_VOLTAGE=30V
CONTINUOUS_CURRENT=4A@25C
[email protected]
MAX_CURRENT=16A
MAX_WATTAGE=1W@25C
V_BE_GS=12V
GND
TMDSIOVDD_AB_EN*
1G1D1S
1V8RUN
G
S
Load for
option #3.
LVDSIOVDD_ISOL
3
Q511
RTR040N03
SOT23_1G1D1S
NO STUFF
2
MAX_VOLTAGE=30V
CONTINUOUS_CURRENT=4A@25C
[email protected]
MAX_CURRENT=16A
MAX_WATTAGE=1W@25C
V_BE_GS=12V
1G1D1S
R4
C650
10K
.1UF
5%
16V
0402
10%
COMMON
X7R
0402
COMMON
GND
G1
R545
1K
1%
0402
COMMON
N6
V5
U6
V6
W4
Y4
G86_TEST
BGA533
COMMON
5/12 IFP_AB
IFP_AB_VPROBE
IFP_AB_PLL_VDD
IFP_AB_RSET
IFP_AB_PLL_GND
IFP_A_IO_VDD
IFP_B_IO_VDD
DATA
CLOCK
LVDS
IFP_A_TXD0
IFP_A_TXD0
IFP_A_TXD1
IFP_A_TXD1
A
IFP_A_TXD2
IFP_A_TXD2
IFP_A_TXD3
IFP_A_TXD3
IFP_B_TXD4
IFP_B_TXD4
IFP_B_TXD5
IFP_B_TXD5
B
IFP_B_TXD6
IFP_B_TXD6
IFP_B_TXD7
IFP_B_TXD7
IFP_A_TXC
IFP_A_TXC
A
IFP_B_TXC
B
IFP_B_TXC
N5
N4
R4
R5
T6
T5
P6
R6
W2
W3
AA3
AA2
AA1
AB1
AB2
AB3
U4
T4
W6
IFPATXD0*
IFPATXD0
IFPATXD1*
IFPATXD1
IFPATXD2*
IFPATXD2
IFPATXD3*
IFPATXD3
IFPBTXD4*
IFPBTXD4
IFPBTXD5*
IFPBTXD5
IFPBTXD6*
IFPBTXD6
IFPBTXD7*
IFPBTXD7
IFPBTXC* IFPBTXC
IFPBTXC IFPBTXCW5
IFPATXD0
IFPATXD0
IFPATXD1
IFPATXD1
IFPATXD2
IFPATXD2
IFPATXD3
IFPATXD3
IFPBTXD4
IFPBTXD4
IFPBTXD5
IFPBTXD5
IFPBTXD6
IFPBTXD6
IFPBTXD7
IFPBTXD7
IFPATXCIFPATXC*
IFPATXCIFPATXC
1 100DIFF
1 100DIFF
1 100DIFF
1 100DIFF
1 100DIFF
1 100DIFF
1 100DIFF
1 100DIFF
100DIFF
1
100DIFF
1
100DIFF
1
100DIFF
1
100DIFF
1
100DIFF
1
100DIFF
1
100DIFF
1
1 100DIFF
1 100DIFF
100DIFF 1
100DIFF 1
8<
OUT
8<
OUT
8<
OUT
8<
OUT
8<
OUT
8<
OUT
8<
OUT
8<
OUT
8<
OUT
8<
OUT
8<
OUT
8<
OUT
8<
OUT
8<
OUT
8<
OUT
8<
OUT
8<
OUT
8<
OUT
8<
OUT
8<
OUT
2
3
R6
10K
5%
0402
COMMON
1V8RUN
GND
GND
LB504
C646
4.7UF
6.3V
10%
X5R
0603
COMMON
C649
4.7UF
6.3V
10%
X5R
0603
COMMON
180R@100MHz
COMMON BEAD_0603
C639
.1UF
16V
10%
X7R
0402
COMMON
C638
4.7UF
6.3V
10%
X5R X7R X7R
0603
COMMON
GND
C634
.022UF
16V
10%
X7R
0402
COMMON
GND
Delay to
control
inrush
current on
IFPA_IOVDD.
180R@100MHz
COMMON
C9
.1UF
16V
10%
X7R
0402
COMMON
Load for
option
#1.
R1
0
5%
0402
COMMON
TMDS_LVDS_IOVDD
3
Q2
SI2305DS
SOT23_1G1D1S
1
G
NO STUFF
2
MAX_VOLTAGE=-8V
S
CONTINUOUS_CURRENT=-2.8A@70C
R_DS_ON=52mR
MAX_CURRENT=-6A
MAX_WATTAGE=0.8W@70C
V_BE_GS=+/-8V
Load for
options
#1 and #3.
RTR040N03
SOT23_1G1D1S
COMMON
MAX_VOLTAGE=30V
CONTINUOUS_CURRENT=4A@25C
MAX_CURRENT=16A
MAX_WATTAGE=1W@25C
V_BE_GS=12V
C3
4.7UF
6.3V
10%
X5R
0603
COMMON
GND
3
Q1
2
S
LVDS
Sequencing
Circuit
1G1D1S
1
G
LB509
BEAD_0603
12mil
16mil
TP502
IFPABVPROBE
IFPABPLLVDD
C623
4700PF
25V
10%
COMMON
IFPAIOVDD
C632
4700PF
25V
10%
X7R
0402
COMMON
IFPABRSET
C617
470PF
50V
10%
0402 0402
COMMON
C627
470PF
50V
10%
X7R
0402
COMMON
Load for option #2.
13>
13>
2
9>
IN
3
180R@100MHz
LB1
NO STUFF
BEAD_0603
R29
1K
1%
0402
COMMON
M5
M4
J3
M6
L4IFPC_IOVDD
12mil
C626
4700PF
25V
X7R
0402
COMMON
12mil
C625
4700PF
25V
10%
X7R
0402
COMMON
IFPCVPROBE
IFPCPLLVDD
C619
470PF
50V
10%
X7R
0402
COMMON
C618
470PF
50V
10%
X7R
0402
COMMON
IFPCBRSET
1V8RUN
180R@100MHz
COMMON BEAD_0603
180R@100MHz
COMMON BEAD_0603
GND
C648
4.7UF
6.3V
10%
X5R
0603
COMMON
GND
LB505
C651
4.7UF
6.3V
10%
X5R
0603
COMMON
4
3V3RUN
1G1D1S
TMDSIOVDD_C_EN*
R572
10K
5%
0402
COMMON
G
3
Q509
RTR040N03
SOT23_1G1D1S
COMMON
2
S
MAX_VOLTAGE=30V
CONTINUOUS_CURRENT=4A@25C
[email protected]
MAX_CURRENT=16A
MAX_WATTAGE=1W@25C
V_BE_GS=12V
GND
1G1D1S
IN
RUNPWROK 1
8> 11< 12< 13<
3
Q507
SI2305DS
SOT23_1G1D1S
1
G
COMMON
2
MAX_VOLTAGE=-8V
S
CONTINUOUS_CURRENT=-2.8A@70C
R_DS_ON=52mR
MAX_CURRENT=-6A
MAX_WATTAGE=0.8W@70C
V_BE_GS=+/-8V
12mil TMDSIOVDD_C
GND
LB508
C656
4.7UF
6.3V
10%
X5R
0603
COMMON
GND
TP501
C637
4.7UF
6.3V
10% 10%
X5R
0603
COMMON
C631
.1UF
16V
10%
X7R
0402
COMMON
5
ASSEMBLY
ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, 'MATERIALS') ARE BEING PROVIDED 'AS IS'. THE MATERIALS MAY
CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL
IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.
PAGE DETAIL
G86M ?/? 256MB(64bit) DDR2 16Mx16 84FBGA, LVDS + DVI_A/DVI_B + TV_OUT + VGA
LVDS(LINK A/B), TMDS(LINK C/D)
www.vinafix.vn
G1
G86_TEST
BGA533
COMMON
12/12 IFPC
IFPC_VPROBE
IFPC_PLL_VDD
IFPC_RSET
IFPC_PLL_GND
IFPC_IO_VDD
R1
T1
T2
T3
V3
V2
W1
V1
DATA
CLOCK
IFPC_TXD0
IFPC_TXD0
IFPC_TXD1
IFPC_TXD1
IFPC_TXD2
IFPC_TXD2
IFPC_TXC
IFPC_TXC
TMDS(SINGLE)
IFPCTXD0*
IFPCTXD0
IFPCTXD1*
IFPCTXD1
IFPCTXD2*
IFPCTXD2
IFPCTXC*
IFPCTXC
DIFFPAIR NET NAME
IFPCTXD0
IFPCTXD0
IFPCTXD1
IFPCTXD1
IFPCTXD2
IFPCTXD2
IFPCTXC
IFPCTXC
NV_CRITICAL_NET
NV_IMPEDANCE
100DIFF 1
100DIFF 1
1 100DIFF
1 100DIFF
100DIFF 1
100DIFF 1
100DIFF 1
100DIFF 1
NVIDIA CORPORATION
2701 SAN TOMAS EXPRESSWAY
SANTA CLARA, CA 95050, USA
NV_PN
ID
NAME
600-10584-0002-100
p584
Joe Kwon
8<
OUT
8<
OUT
8<
OUT
8<
OUT
8<
OUT
8<
OUT
4
8<
OUT
8<
OUT
5
7 OF 16
PAGE
14-DEC-2006
DATE
H F D G E B A C
Page 8
A
PAGE 8) MXM CONNECTOR
C B
D E
H G F
1
CN1
CON_MXM_X16_EDGE
(N,NON)PHY(-X16,-HE)
NONPHY-X16
COMMON
2/2 IO - LVDS,DVI,VGA,TV
9<
OUT
6>
IN
6<>
BI
DVI_A_HPD
I2CB_SCL_R
I2CB_SDA_R
217
232
230
DVI_A_HPD
DDCB_SCLK
DDCB_SDATA
2
9<
OUT
DVI_B_HPD
193
DVI_B_HPD
IGP_LTX2
6>
IN
6>
IN
6>
IN
6>
IN
6>
IN
6>
IN
6>
IN
6>
11<>
6<>
9> 9<
9<>
9<>
11< 7<
IN
6>
IN
BI
9>
IN
9>
IN
9>
IN
IN
BI
BI
9<
OUT
9>
IN
OUT
RUNPWROK
R515
0402
C520
220PF
50V
5%
C0G
0402
COMMON
RUNPWROK_IN
1K
COMMON
1%
3
11<
4
12<
13<
DACB_GREEN
DACB_RED
DACB_BLUE
DACA_VSYNC
DACA_HSYNC
DACA_RED
DACA_GREEN
DACA_BLUE
I2CA_SCL_R
I2CA_SDA_R
GPIO3_PPEN
GPIO4_BLEN
GPIO2_BL_PWM
I2CC_SCL_R
I2CC_SDA_R
SMB_DAT
SMB_CLK
THERM_ALERT*
9<
9>
OUT
AC_BATT*
OUT
SPDIF
R34
0402
NV_IMPEDANCE=50OHM
NV_CRITICAL_NET=2
0.01UF
COMMON
1%
NV_IMPEDANCE=50OHM
NV_CRITICAL_NET=2
SPDIF_MXM
140
136
144
153
151
148
152
156
155
157
224
228
226
222
220
145
147
149
169
170
16
TV_Y
TV_CVBS
VSYNC
HSYNC
VGA_RED
VGA_GRN
VGA_BLU
DDCA_SCLK
DDCA_SDATA
LVDS_PPEN
LVDS_BLEN
LVDS_BL_BRGHT
DDCC_SCLK
DDCC_SDATA
SMB_DAT
SMB_CLK
THERM
RUNPWROK
AC/BATT*
SPDIF
HDTV SDTV
HDTV_Y
HDTV_Pr TV_C
HDTV_Pb
IGP_LTX1
IGP_LTX1
IGP_LTX0
IGP_LTX0
IGP_LCLK
IGP_LCLK
IGP_RSVD
IGP_RSVD
IGP_RSVD
IGP_RSVD
IGP_RSVD
IGP_RSVD
IGP_RSVD
IGP_RSVD
IGP_RSVD
IGP_RSVD
IGP_RSVD
IGP_RSVD
GND
IGP_RSVD
IGP_RSVD
RSVD
RSVD
IGP_RSVD
DVI_A_CLK
DVI_A_CLK
DVI_A_TX0
DVI_A_TX0
DVI_A_TX1
DVI_A_TX1
DVI_A_TX2
DVI_A_TX2
DVI-B IGP
DVI_B_TX2
DVI_B_TX2 IGP_LTX2
DVI_B_TX1
DVI_B_TX1
DVI_B_TX0
DVI_B_TX0
DVI_B_CLK
DVI_B_CLK
LVDS_UTX0
LVDS_UTX0
LVDS_UTX1
LVDS_UTX1
LVDS_UTX2
LVDS_UTX2
LVDS_UTX3
LVDS_UTX3
LVDS_UCLK
LVDS_UCLK
LVDS_LTX0
LVDS_LTX0
LVDS_LTX1
LVDS_LTX1
LVDS_LTX2
LVDS_LTX2
LVDS_LTX3
LVDS_LTX3
LVDS_LCLK
LVDS_LCLK
RSVD
RSVD
219
221
237
239
231
233
225
227
201
203
207
209
213
215
189
191
171
185
161
159
195
197
181
179
177
175
173
187
167
165
143
141
163
186
184
180
178
174
172
168
166
162
160
216
214
210
208
204
202
198
196
192
190
SNN_DVI_B_TX2*
SNN_DVI_B_TX2
SNN_DVI_B_TX1*
SNN_DVI_B_TX1
SNN_DVI_B_TX0*
SNN_DVI_B_TX0
SNN_DVI_B_CLK*
SNN_DVI_B_CLK
SNN_IGP185
SNN_MXM_183183
SNN_IGP159
SNN_IGP195
SNN_IGP197
SNN_IGP1
SNN_IGP_LVDS_UTX1*
SNN_IGP_LVDS_UTX1
SNN_IGP2
SNN_RSVD1
SNN_RSVD2
SNN_RSVD3
IFPCTXC*
IFPCTXC
IFPCTXD0*
IFPCTXD0
IFPCTXD1*
IFPCTXD1
IFPCTXD2*
IFPCTXD2
JTAG_TDI_C
JTAG_TRST_C
JTAG_TCLK_C
JTAG_TMS_C
JTAG_TDO_C
Pin 187 on MXM connector should be GND when not SLI
GND
IFPBTXD4
IFPBTXD4*
IFPBTXD5
IFPBTXD5*
IFPBTXD6
IFPBTXD6*
IFPBTXD7
IFPBTXD7*
IFPBTXC
IFPBTXC*
IFPATXD0
IFPATXD0*
IFPATXD1
IFPATXD1*
IFPATXD2
IFPATXD2*
IFPATXD3
IFPATXD3*
IFPATXC
IFPATXC*
7>
IN
7>
IN
7>
IN
7>
IN
7>
IN
7>
IN
7>
IN
7>
IN
9<
OUT
9<
IN
9<
IN
9<
IN
9>
IN
7>
IN
7>
IN
7>
IN
7>
IN
7>
IN
7>
IN
7>
IN
7>
IN
7>
IN
7>
IN
7>
IN
7>
IN
7>
IN
7>
IN
7>
IN
7>
IN
7>
IN
7>
IN
7>
IN
7>
IN
1
2
3
4
GND
MOSFET Gates ESD Protection for
5
ASSEMBLY
ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, 'MATERIALS') ARE BEING PROVIDED 'AS IS'. THE MATERIALS MAY
CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL
IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.
PAGE DETAIL
G86M ?/? 256MB(64bit) DDR2 16Mx16 84FBGA, LVDS + DVI_A/DVI_B + TV_OUT + VGA
MXM CONNECTOR
www.vinafix.vn
NVIDIA CORPORATION
2701 SAN TOMAS EXPRESSWAY
SANTA CLARA, CA 95050, USA
NV_PN
ID
NAME
600-10584-0002-100
p584
Joe Kwon
5
8 OF 16
PAGE
14-DEC-2006
DATE
H F D G E B A C
Page 9
A
C B
D E
H G F
1
2
11< 9> 8<
3
PAGE 9) GPIO, JTAG, TEMP SENSOR, SPDIF
I2C ADDRESS: 0x98H
NOSTUFF for internal sensor
U2
MAX6649MUA
SO8_122MIL
COMMON
C9
B9
AE27
AD26
AD27
AE26
AD25
D12
F12
F11
I2CS_SDA
2
D+
3
D-
SCL
SDA
G1
G86_TEST
BGA533
COMMON
6/12 MISC1
THERMDN
THERMDP
JTAG_TCK
JTAG_TMS
JTAG_TDI
JTAG_TDO
JTAG_TRST
SPDIF
I2CS_SCL NC
I2CS_SDA GND
10MIL
10V
10%
JTAG_TCLK
JTAG_TMS
JTAG_TDI
JTAG_TDO
JTAG_TRST
SPDIF
I2CS_SCL
10MIL
THERM_SCL 8
THERM_SDA 7
THERM*
THERM
Stuff for
I2CC_SCL_R
IN
8<> 9<> 11<>
BI
8<
IN
8<
IN
8>
IN
8<
OUT
8<
IN
connecting ExtThermalSensor to DDCC
R586
0402 I2CC_SDA_R
5%
JTAG_TCLK_C
JTAG_TMS_C
JTAG_TDI_C
JTAG_TDO_C
JTAG_TRST_C
RP501
RP501
RP501
RP501
R552
NO STUFF COMPLIANT
TESTING ONLY. NO ICT.
0
COMMON
0.05R_MAX
0402
4
2
3
1
0402X4
5%
R585
0402
0
5
0
7
0
6
0
8
0
COMMON
0
COMMON
5%
3V3RUN
3V3RUN 3V3RUN
R563
R39
R564
180
5%
0402
COMMON
R566
270
5%
0402
COMMON
10K
5%
0402
COMMON
GND GND
R556
10K
5%
0402
COMMON
10K
5%
0402
COMMON
8>
3V3RUN
2200PF
0402
X5R
COMMON
OUT
C4
VDD
THERM
ALERT
GND
G72 G86
3V3RUN
1
4
6
5
GND
M_THERM_ALERT*
M_GPIO8_SLOWDOWN*
3V3RUN
R581
0402
5V_CLAMP
I2CC_SCL
I2CC_SDA
GPIO0
GPIO1
GPIO2
GPIO3
GPIO4
GPIO5
GPIO6
GPIO7
GPIO8
GPIO9
GPIO10
GPIO11
GPIO12
GPIO13
GPIO14
R573
200
5%
0402
COMMON
THERM_VDD
12mil
0
COMMON
5%
D11
E9
D8
A9
D9
A10
B10
C10
C12
B12
A12
A13
B13
B15
A15
B16
C13
E12
C647
.1UF
16V
10%
X7R
0603
COMMON
GND
R569
0402
5%
SNN_5V_CLAMP
I2CC_SCL
I2CC_SDA
GPIO0_DVI_A_HPD
GPIO1_DVI_B_HPD
GPIO2_BL_PWM
GPIO3_PPEN_GPU
GPIO4_BLEN_GPU
GPIO5_NVVDDCTL0
GPIO6_NVVDDCTL1
SNN_GPIO7
GPIO8_THERM_ALERT*
GPIO9_LVDS_SYS*
SNN_GPIO10
SNN_GPIO11
GPIO12_AC_DET
SNN_GPIO13
SNN_GPIO14
0
COMMON
R579
0402
R567
10k
5%
0402
COMMON
R578
0402
0402
3V3RUN
R575
2.2K
5%
0402
COMMON
THERM_ALERT*
NV_PWRGOOD
1G1D1S
4
R_DS_ON=5R
V_BE_GS=8V
MAX_CURRENT=0.5A
MAX_WATTAGE=0.7W@125C
R565
10K
5%
0402
COMMON
3
G
S
2
Q505
COMMON
FDC6301N
MAX_VOLTAGE=25V
SOT23_6D_1G1D1S
R37
10K
5%
0402
COMMON
MAX_WATTAGE=1W@25C
MAX_CURRENT=16A
V_BE_GS=12V
R_DS_ON=5R
V_BE_GS=8V
MAX_CURRENT=0.5A
MAX_WATTAGE=0.7W@125C
CONTINUOUS_CURRENT=0.22A
1
1G1D1S
G
S
5
6
Q505
COMMON
FDC6301N
MAX_VOLTAGE=25V
SOT23_6D_1G1D1S
CONTINUOUS_CURRENT=0.22A
33
COMMON
5%
0 R36
COMMON
5%
R33
10K
5%
0402
COMMON
1
G
S
SOT23_1G1D1S
RTR040N03
COMMON
MAX_VOLTAGE=30V
CONTINUOUS_CURRENT=4A@25C
2
1G1D1S
3
R561
10K
5%
0402
COMMON
Q506
IN
GPIO3_PPEN
GPIO4_BLEN
AC_BATT*
13< 12>
10K
R570
COMMON
0402
8<
OUT
8<
OUT
8<
OUT
12<
OUT
12<
OUT
7<
OUT
8>
IN
D501
BAV99
SOT23
215MA
COMMON
3V3RUN
2
70V
1
GND
5%
3
R532
100K
5%
0402
COMMON
OUT
R577
2.2K
5%
0402
COMMON
0402 COMMON
5%
3V3RUN
2
D502
BAV99
3
SOT23
70V
215MA
COMMON
1
GND
R538
100K
5%
0402
COMMON
3V3RUN
8<
R576
2.2K
5%
0402
COMMON
I2CC_SCL_R
I2CC_SDA_R
10K R559
DVI_A_HPD
DVI_B_HPD
11< 9<
8<
OUT
BI
11<> 9<>
8<>
8>
IN
8>
IN
3V3RUN
33
COMMON
5%
1
2
3
GND
0
R590
NO STUFF
0402
5%
0
R591
NO STUFF
0402
8>
8<>
5%
NOSTUFF,
except to
connect
SMBus to
external
sensor.
SMB_CLK
IN
SMB_DAT
BI
ONLY for IntThermalSensor
tied to SMBus
4
R593
47K
5%
0402
COMMON
R584
0402
5%
R587
47K
5%
0402
COMMON
0
NO STUFF
R594
0402
5%
0
NO STUFF
ONLY FOR IntThermalSensor
NOT connected
R592
47K
5%
0402
COMMON
R595
47K
5%
0402
COMMON
GND
5
ASSEMBLY
ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, 'MATERIALS') ARE BEING PROVIDED 'AS IS'. THE MATERIALS MAY
CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL
IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.
www.vinafix.vn
PAGE DETAIL
G86M ?/? 256MB(64bit) DDR2 16Mx16 84FBGA, LVDS + DVI_A/DVI_B + TV_OUT + VGA
GPIO. JTAG, TEMP SENSOR, SPDIF
GND
GND
GND
GND
4
5
NVIDIA CORPORATION
2701 SAN TOMAS EXPRESSWAY
SANTA CLARA, CA 95050, USA
NV_PN
ID
NAME
600-10584-0002-100
p584
Joe Kwon
PAGE
DATE
9 OF 16
14-DEC-2006
H F D G E B A C
Page 10
A
C B
D E
H G F
PAGE 10) MIOB, VBIOS, HDCP BIOS
3V3RUN
G1
G86_TEST
BGA533
1
C613
.1UF
6.3V
10%
X7R
0402
COMMON
PLACE CLOSE TO BALLS
SNN_MIOB_CAL_PD_VDDQ
SNN_MIOB_CAL_PU_VDDQ
SNN_MIOB_VREF
COMMON
9/12 MIO_B
K5
MIO_B_VDDQ
K6
MIO_B_VDDQ
L6
MIO_B_VDDQ
J5
MIO_B_CAL_PD_VDDQ
M3
MIO_B_CAL_PU_GND
J4
MIO_B_VREF
2
MIOB
MIO_B_D0
MIO_B_D1
MIO_B_D2
MIO_B_D3
MIO_B_D4
MIO_B_D5
MIO_B_D6
MIO_B_D7
MIO_B_D8
MIO_B_D9
MIO_B_D10
MIO_B_D11
MIO_B_VSYNC
MIO_B_HSYNC
MIO_B_DE
MIO_B_CTL3
MIO_B_CLKOUT
MIO_B_CLKOUT
MIO_B_CLKIN
G2
G3
J2
J1
K4
K1
M2
M1
N1
N2
N3
R3
F1
G4
G1
F2
K2
K3
R2
RAMCFG0
RAMCFG1
SNN_MIOBD<2>
SNN_MIOBD<3>
SNN_MIOBD<4>
SNN_MIOBD<5>
SNN_MIOBD<6>
SNN_MOBILE_BIT
RAMCFG2
RAMCFG3
SNN_ROM_TYPE_0
PCI_DEVID3
SNN_MIOB_VSYNC
MIOB_HSYNC
SNN_MIOB_DE
PCI_DEVID4
SNN_MIOB_CLKOUT
SNN_MIOB_CLKOUT*
MIOB_CLKIN
R7
10K
5%
0402
COMMON
14>
OUT
14>
OUT
14>
OUT
14>
OUT
14>
OUT
14>
OUT
14>
OUT
GND
3
3V3RUN
U1
G1
G86_TEST
BGA533
COMMON
7/12 MISC2
ROM_CS
ROM_SI
ROM_SO
ROM_SCLK
I2CH_SCL
I2CH_SDA
BUFRST
4
SWAPRDY
TESTMODE
GND
F3
D3
D2
C7
B7
A6
A7
D7
AC8
ROMCS*D1
ROM_SO
ROM_SI
ROM_SCLK
I2CH_SCL
I2CH_SDA
SNN_BUFRST*
SWAPRDY_A
TESTMODE
GND GND
R571
10K
5%
0402
COMMON
0402
COMMON
R14
10K
5%
3V3RUN
2.2K
0402
COMMON
R5
5%
3V3RUN
R10
10K
5%
0402
COMMON
GND
U3
HDCP_KEYROM_PROGD_V3
SO8
COMMON
6
SCL
5
SDA
3
SDA
2SNN_HDCP_ROM
NC
VCC
VCC
GND
GND
3V3RUN
8
7
4
1
GND
C657
.1UF
10V
10%
X5R
0402
COMMON
GND
R21
10K
5%
0402
COMMON
ROMCS*
ROM_SO
ROM_SI
ROM_SCLK
3V3RUN
7
3
1
5
2
6
AT25F512AN
SO8
SO8
COMMON
HOLD
WP
CS
SI
SO
SCK
VCC
GND
3V3RUN
8
4
C8
.1UF
10V
10%
X5R
0402
COMMON
GND
AC2
AF2
AF3
AC5
AF6
AD8
AD9
AF9
B11
E11
L11
P11
U11
AD11
N12
P12
R12
AD12
AF12
N13
P13
R13
B14
E14
J14
L14
N14
P14
R14
U14
W14
AC14
AD14
N15
P15
R15
AF15
N16
P16
R16
AD16
B17
E17
L17
P17
U17
AD17
AF18
K19
P19
V19
AD19
B20
E20
AD20
AF21
B23
E23
H23
L23
P23
U23
Y23
AC23
AF24
B26
E26
H26
L26
P26
U26
Y26
AC26
AF26
B2
E2
H2
L2
P2
U2
Y2
B5
E5
L5
P5
U5
Y5
H6
B8
E8
K9
P9
V9
G1
G86_TEST
BGA533
COMMON
11/12 _GND_
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
1
2
3
4
5
ASSEMBLY
ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, 'MATERIALS') ARE BEING PROVIDED 'AS IS'. THE MATERIALS MAY
CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL
IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.
PAGE DETAIL
G86M ?/? 256MB(64bit) DDR2 16Mx16 84FBGA, LVDS + DVI_A/DVI_B + TV_OUT + VGA
MIOB, VBIOS, HDCP ROM
www.vinafix.vn
GND
5
NVIDIA CORPORATION
2701 SAN TOMAS EXPRESSWAY
SANTA CLARA, CA 95050, USA
NV_PN
ID
NAME
600-10584-0002-100
p584
Joe Kwon
PAGE
DATE
10 OF 16
14-DEC-2006
H F D G E B A C
Page 11
A
PAGE 11) SPREAD SPECTRUM, MIOA
C B
D E
H G F
1
3V3RUN
R580
10K
5%
2
4
5
3
SS_OUT
SS_REF
0402
COMMON
CLK_VDD
R3
10K
5%
0402
COMMON
U4
ICS91730BM
SO8
COMMON
13<
7< 8> 12<
6>
9< 8<
9>
2
8<> 9<>
RUNPWROK
IN
XTALOUTBUFF
IN
I2CC_SCL_R
IN
I2CC_SDA_R
BI
8
PD
1
CLKIN
7
SCLK
6
SDATA
CLKOUT/
FS_IN0
REFOUT/
FS_IN1
VDD
GND
Place close to ICS91720
C660
4.7UF
6.3V
10%
X5R
0603
COMMON
0402
12mil
22
R2
COMMON
5%
C655
4.7UF
6.3V
10%
X5R
0603
COMMON
I2C ADDRESS: 0xD4H
3.3V
SSFOUT
C659
.1UF
10V
10%
X5R
0402
COMMON
6<
OUT
3V3RUN
4.7
R588
COMMON
0402
5%
C658
470PF
50V
10%
X7R
0402
COMMON
GND
3
1
2
3
G1
G86_TEST
F6
G6
J6
BGA533
COMMON
8/12 MIO_A
MIO_A_VDDQ
MIO_A_VDDQ
MIO_A_VDDQ
3V3RUN
GND
C612
.1UF
10V
10%
X5R
0402
COMMON
4
5
MIOA
MIO_A_D0
MIO_A_D1
MIO_A_D2
MIO_A_D3
MIO_A_D4
MIO_A_D5
MIO_A_D6
MIO_A_D7
MIO_A_D8
MIO_A_D9
MIO_A_D10
MIO_A_HSYNC
A2
B3
A3
D4
A4
B4
B6
P4
C6
G5
V4
C4
PEX_PLL_EN
SNN_MIOAD<1>
SNN_MIOAD<2>
SNN_MIOAD<3>
SNN_MIOAD<4>
SNN_MIOAD<5>
MIOAD<6>
SNN_MIOAD<7>
MIOAD<8>
MIOAD<9>
SNN_MIOAD<10>
PEX_CLK_CFG
14>
IN
14>
IN
14>
IN
14>
IN
4
14>
IN
5
ASSEMBLY
ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, 'MATERIALS') ARE BEING PROVIDED 'AS IS'. THE MATERIALS MAY
CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL
IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.
PAGE DETAIL
G86M ?/? 256MB(64bit) DDR2 16Mx16 84FBGA, LVDS + DVI_A/DVI_B + TV_OUT + VGA
SPREAD SPECTURM, MIOA
www.vinafix.vn
NVIDIA CORPORATION
2701 SAN TOMAS EXPRESSWAY
SANTA CLARA, CA 95050, USA
NV_PN
ID
NAME
600-10584-0002-100
p584
Joe Kwon
11 OF 16
PAGE
14-DEC-2006
DATE
H F D G E B A C
Page 12
A
C B
D E
H G F
VOLTAGE NODE PROPERTIES
PAGE 12: NVVDD
1
3V3RUN
1V8RUN
2V5RUN
5VRUN
PWR_SRC
5VRUN
PEX1V2
FBVDDQ
4
G
S
5
1
MAX_VOLTAGE=30V
CONTINUOUS_CURRENT=50A
2
R_DS_ON=3.2mR
MAX_CURRENT=200A
3
MAX_WATTAGE=2.8W
V_BE_GS=+/-20V
GND
PWR_SRC
5
Q3
BSC119N03S
LFPAK
COMMON
1
MAX_VOLTAGE=30V
CONTINUOUS_CURRENT=30A
2
3
MAX_WATTAGE=2.8W
V_BE_GS=+/-20V
11A
Rtop
R525
3.01K
1%
0402
COMMON
Rbot Rbot0
R524
3.24K
1%
0402
COMMON
U502
ISL6269CRZ
VR_SW=0.6V
MLFP16
MLFP16
COMMON
12
DEM_DIS
NV_FCCM
DEM_EN
NV_COMP
16
TP
R543
0402
2
3
4
7
5
PVCC
VCC
FCCM
PGOOD
EN
FSET
GND(PAD)
COMP
62K
COMMON
5%
C609
0402
6269: No Stuff
6269A: Stuff
0
R534
NO STUFF
0402
2
GND
13< 9<
11< 8> 7< 13<
NV_PWRGOOD
OUT
RUNPWROK
IN
3
C616
1UF
6.3V
10%
X5R
0402
COMMON
5%
550Khz
GND
R550
28.7K
5%
0402
COMMON
NV_VCC
R539
10K
5%
0402
COMMON
R541
0
5%
C590
0402
1UF
NO STUFF
6.3V
10%
X5R
R535
0402
0
COMMON
5%
0402
GND
NV_FSET
C614
.01UF
16V
10%
X5R
0402
COMMON
3V3RUN
COMMON
BOOT
PHASE
ISEN
PGND
56PF
50V
5%
C0G
CHANGED
VIN
1
LFPAK
NV_BOOT
R554
0402
NV_DH
20MIL
R562
0402
NV_PHASE
16MIL
5%
NV_DL
20MIL
5%
0
5.6K
COMMON
10MIL
C615
1000PF
16V
10%
X7R
0402
COMMON
C622 .1UFNV_BOOTC
25V 0603 COMMON
10%
COMMON
X7R
LFPAK
GND
4
NV_FB
G
Q4
BSC032N03S
LFPAK
COMMON
S
14
UG
13
15
NV_ISEN
9
11
LG
10
8
VO
6
FB
.01UF
C610NV_COMP1
16V
0402
10%
X5R
COMMON
Rbot1
1G1D1S
R530
47.5K
0402
COMMON
NVCTL0_R
G
1%
3
Q504
RHU002N06
SOT323_1G1D1S
COMMON
2
S
MAX_VOLTAGE=60V
CONTINUOUS_CURRENT=200mA
R_DS_ON=4R
MAX_CURRENT=800mA
MAX_WATTAGE=200mW
V_BE_GS=+/-20V
GND
R529
8.87K
1%
1G1D1S
.1UF
16V
10%
X7R
COMMON
0402
COMMON
NVCTL1_R
1NVVDDCTL1
G
3
Q502
RHU002N06
SOT323_1G1D1S
NO STUFF
2
S
MAX_VOLTAGE=60V
CONTINUOUS_CURRENT=200mA
R_DS_ON=4R
MAX_CURRENT=800mA
MAX_WATTAGE=200mW
V_BE_GS=+/-20V
GND
C583
0402
.1UF
16V
10%
X7R
COMMON
NVVDDCTL0 1
R542
R521
2.2K
2.2K
5%
5%
0402
0402
COMMON
High
Low
COMMON
GPIO6 GPIO5
4
RTop
G86M
3.01K
1.2V
1.15V
9>
IN
9>
IN
3.24K//47.5K
3.24K 3.01K
GPIO6_NVVDDCTL1
GPIO5_NVVDDCTL0
RBot
R523
10K
COMMON
0402
5%
R522
10K
5%
0402
COMMON
GND
GND
0402
R536
10K
5%
0402
COMMON
R540
5%
C550
10K
COMMON
0402
Input Ripple approx 5.4A
C5
4.7UF
25V 25V
10%
X5R
1206
COMMON
GND
R531
10
1%
0402
NO STUFF
NV_COMP2
C563
.047UF
16V
10%
X7R
0402
NO STUFF
C555
.1UF
25V
10%
X5R
0603
COMMON
GND
16MIL
GND
GND
C11
4.7UF
10%
X5R
1206
COMMON
SMD_420X400
C14
2200PF
50V
10%
X7R
0402
COMMON
NV_SNUBBER
R38
2.21
1%
1206
COMMON
C7
4.7UF
25V
10%
X5R
1206
COMMON
GND
L3
SMD_6X6 COMMON
L1
COMMON
SMD_6X6
L2
COMMON
GND
2.2UH
2.2UH
1uH
C6
4.7UF
25V
10%
X5R
1206
COMMON
NVVDD=1.15V or 1.2V
NVVDD
C18
220UF
COMMON
+/-20%
2.5V
POSCAP
3.1A
0.015R
SMD_7343
GND
C15
220UF
COMMON
+/-20%
2.5V
POSCAP
3.1A
0.015R
SMD_7343
GND
NVVDD
11A
C21
4.7UF
6.3V
10%
X5R
0805
COMMON
GND
3.3V
1.8V
2.5V
5.0V
22V
1.2V
1.2V
1.8V
GND
SOURCE
POWER
NET VOLTAGE
TRUE
TRUE
TRUE
TRUE
TRUE
MIN
WIDTH
12.00
16.00
12.00
12.00
30.00
16.00
12.00
12.00
12.00
MAX CURRENT LINE
1.5A
3.5A
0.5A
0.5A
4A
11A
2A
6A
3V3RUN
1V8RUN
2V5RUN
5VRUN
PWR_SRC
NVVDD NVVDD
PEX1V2
FBVDDQ
GND
1
2
3
4
5
ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, 'MATERIALS') ARE BEING PROVIDED 'AS IS'. THE MATERIALS MAY
CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL
IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.
1.Vout = ((Rt +Rb)/Rb) x 0.6
ASSEMBLY
PAGE DETAIL
G86M ?/? 256MB(64bit) DDR2 16Mx16 84FBGA, LVDS + DVI_A/DVI_B + TV_OUT + VGA
NVVDD POWER SUPPLY
www.vinafix.vn
NVIDIA CORPORATION
2701 SAN TOMAS EXPRESSWAY
SANTA CLARA, CA 95050, USA
NV_PN
ID
NAME
600-10584-0002-100
p584
Joe Kwon
5
12 OF 16
PAGE
14-DEC-2006
DATE
H F D G E B A C
Page 13
A
PAGE 13) FBVDD, PEX1V2
1
1V8RUN
12<
8> 7<
IN
11<
C12
1UF
10V
10%
X5R
0603
COMMON
FB_PWRGOOD
2
GND
R31
0402
5%
Vout = Vref * (1 + Rtop / Rbot)
1.2V = 0.8V * (1 + 511 /1.02k)
5VRUN
RUNPWROK
0
NO STUFF
R32
1K
5%
0402
COMMON
C B
D E
H G F
1
U5
APL5913
SOP8
COMMON
6
VCNTL
5
VIN
VIN
8
EN
7
POK
GND
GND
3
VOUT
4 9
VOUT
PEX1V2_FB2
FB
1
C10
470PF
16V
10%
X7R
0402
COMMON
Rtop
R19
511
1%
0402
COMMON
Rbot
R18
1.02K
1%
0402
COMMON
GND
PEX1V2
GND
C13
10UF
6.3V
20%
X5R
0805
COMMON
2
PEX1V2 LINEAR SUPPLY
5VRUN
3
FB_VCC
0
R516
NO STUFF
0402
C526
1UF
6.3V
10%
X5R
0402
COMMON
GND
7<
4
12> 9<
7<
OUT
FB_PWRGOOD
OUT
IN
NV_PWRGOOD
5%
GND
0
R518
NO STUFF
0402
5%
R507
33K
5%
0402
COMMON
GND
FBVDDQ SWITCHER
U501
ISL6269CRZ
VR_SW=0.6V
MLFP16
MLFP16
COMMON
FB_FSET
C514
0.01UF
16V
10%
X7R
0402
COMMON
C527
1UF
6.3V
10%
X5R
0402
COMMON
NO STUFF
R514
DEM_DIS
0
5%
0402
NO STUFF
FB_FCCM
R513
DEM_EN
0
5%
0402
COMMON
FB_COMP
12
PVCC
2
VCC
3
FCCM
16
PGOOD
4
EN
7
FSET
TP
GND(PAD)
5
COMP
R509
0402 COMMON
5%
62K
C516
0402
PHASE
68PF
50V
5%
C0G
COMMON
VIN
BOOT
ISEN
PGND
UG
LG
VO
FB
C518FB_COMP1
0402
PWR_SRC
3
FBVDDQ=1.8V
Approx. 5A @ 600MHz
Input Ripple approx 2.2A
C510
.047UF
16V
10%
X7R
0402
NO STUFF
NO STUFF
FB_COMP2
R505
22
5%
0402
NO STUFF
NO STUFF
C38
100UF
COMMON
+/-20%
4.0V
POSCAP
1.4A
0.035R
SMD_3528
C34
100UF
COMMON
+/-20%
4.0V
POSCAP
1.4A
0.035R
SMD_3528
FBVDDQ
C31
100UF
COMMON
+/-20%
4.0V
POSCAP
1.4A
0.035R
SMD_3528
GND GND GND
4
COMMON
1UH
C17
4.7UF
25V
10%
X5R
1206
COMMON
GND
Rtop
R504
3.09K
1%
0402
COMMON
Rbot
R506
1.54K
1%
0402
COMMON
1
2
GND
GND
17.0mOhm MAX
L4
SMD_6X6
D2
BAT43
SOD323
40V
400MA
COMMON
C16
4.7UF
25V
10%
X5R
1206
COMMON
1
LFPAK
FB_DH14
20MIL
FB_BOOT13
15
FB_ISEN
9
11
R517
0402
FB_PHASE
16MIL
FB_DL
20MIL
5%
R511
0402
0
COMMON
1%
3.32K
COMMON
10
C532
.1UFFB_BOOTC
0603
25V
10%
COMMON
X7R
LFPAK
C523
1000PF
16V
10%
X7R
0402
COMMON
8
6
4700PF
16V
10%
X7R
COMMON
FB_FB
5
Q503
BSC119N03S
LFPAK
4
G
COMMON
1
MAX_VOLTAGE=30V
S
CONTINUOUS_CURRENT=30A
2
3
MAX_WATTAGE=2.8W
V_BE_GS=+/-20V
5
Q501
BSC032N03S
LFPAK
4
G
COMMON
1
MAX_VOLTAGE=30V
S
CONTINUOUS_CURRENT=50A
2
R_DS_ON=3.2mR
MAX_CURRENT=200A
3
MAX_WATTAGE=2.8W
V_BE_GS=+/-20V
GND
6.0A
16MIL
GND
C534
2200PF
50V
10%
X7R
0402
COMMON
FB_SNUBBER
R42
2.21
1%
1206
COMMON
Vout = Vref * (1 + Rtop / Rbot)
1.8V = 0.6V * (1 + 3.09k/1.54k)
For detailed voltage calculation see P473_Voltage_calculator.xls
5
ASSEMBLY
ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, 'MATERIALS') ARE BEING PROVIDED 'AS IS'. THE MATERIALS MAY
CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL
IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.
PAGE DETAIL
G86M ?/? 256MB(64bit) DDR2 16Mx16 84FBGA, LVDS + DVI_A/DVI_B + TV_OUT + VGA
FBVDDQ POWER SUPPLY
www.vinafix.vn
GND
NVIDIA CORPORATION
2701 SAN TOMAS EXPRESSWAY
SANTA CLARA, CA 95050, USA
NV_PN
ID
NAME
600-10584-0002-100
p584
Joe Kwon
5
13 OF 16
PAGE
14-DEC-2006
DATE
H F D G E B A C
Page 14
A
PAGE 14) STRAPS
C B
D E
H G F
STRAP BIT LOGIC 0
1
0
1
10>
OUT
10>
OUT
10>
OUT
10>
OUT
RAMCFG0
RAMCFG1
RAMCFG2
RAMCFG3
2
3
4
5
R16
0402
R20
0402
R13
0402
R17
0402
5%
5%
5%
5%
10K
NO STUFF
10K
NO STUFF
10K
COMMON
10K
COMMON
2
RAMCFG0
RAMCFG1
RAMCFG2
RAMCFG3
10
11
10>
OUT
10>
OUT
11<
OUT
11<
OUT
11<
OUT
3
11<
OUT
10>
OUT
PCI_DEVID3
PCI_DEVID4
PEX_PLL_EN
MIOAD<6>
MIOAD<8>
MIOAD<9>
MIOB_HSYNC
12
13
28
17
R9
10K
04025%NO STUFF
PCI_DEVID3
PCI_DEVID4
PEX_PLL_EN
MIOAD<6>
MIOAD<8>
MIOAD<9>
MIOB_HSYNC
LOGIC 1
R12
10K
0402
COMMON
5%
R24
10K
0402
COMMON
5%
R8 10K
0402
NO STUFF
5%
R22
10K
0402
NO STUFF
5%
R50 2K
0402
COMMON
5%
R51
2K
0402
NO STUFF
5%
R52
2K
0402
NO STUFF
5%
R53
2K
0402
NO STUFF
5%
R11
0402
R28
0402
R15
0402
5%
5%
5%
2K
NO STUFF
2K
COMMON
2K
COMMON
MIOBD<11>
MIOB_CTL3
3V3RUN
PCI_AD_SWAP
SUB_VENDOR
RAM_CFG_0
RAM_CFG_1
RAM_CFG_2
RAM_CFG_3
0: REVERSED
1: NORMAL
0: SYSTEM BIOS
1: ADAPTER BIOS DEFAULT
RAM_CFG[3:0] Config Definitions
0000 16Mx16 DDR2 Elpida
0001 16Mx16 DDR2 Samsung
0010 16Mx16 DDR2 Infineon
0011 16Mx16 DDR2 Hynix
0100 Reserved
0101 32Mx16 DDR2 Samsung
0110 32Mx16 DDR2 Infineon
0111 32Mx16 DDR2 Hynix
PCI_DEVID_0
PCI_DEVID_1
PCI_DEVID_2
PCI_DEVID_3
PCI_DEVID_4(USED FOR G9X)
PEX_PLL_EN_TERM100
3GIO_PADCFG_LUT_ADR0
3GIO_PADCFG_LUT_ADR1
3GIO_PADCFG_LUT_ADR2
3GIO_PADCFG_LUT_ADR3
1
DEFAULT
2
3
11<
OUT
PEX_CLK_CFG
15
R557
04025%NO STUFF
GND
4
10K
PEX_CLK_CFG
MEC2
1
MXM_I_II_BACKPLATE_HOLES
X4
COMMON
MEC2
2
MXM_I_II_BACKPLATE_HOLES
X4
COMMON
MEC2
3
MXM_I_II_BACKPLATE_HOLES
X4
COMMON
MEC2
4
MXM_I_II_BACKPLATE_HOLES
X4
COMMON
MEC1
MXM_I_MOUNTING_HOLES_4VIAS
X8
COMMON
1
MEC1
MXM_I_MOUNTING_HOLES_4VIAS
X8
COMMON
2
R548
0402
5%
2K
NO STUFF
MEC1
MXM_I_MOUNTING_HOLES_4VIAS
X8
COMMON
3
MEC1
MXM_I_MOUNTING_HOLES_4VIAS
X8
COMMON
4
SLOT_CLOCK_CFG
MEC1
MXM_I_MOUNTING_HOLES_4VIAS
X8
COMMON
5
MEC1
MXM_I_MOUNTING_HOLES_4VIAS
X8
COMMON
6
5
GND
ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, 'MATERIALS') ARE BEING PROVIDED 'AS IS'. THE MATERIALS MAY
CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL
IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.
GND
ASSEMBLY
PAGE DETAIL
GND
G86M ?/? 256MB(64bit) DDR2 16Mx16 84FBGA, LVDS + DVI_A/DVI_B + TV_OUT + VGA
STRAPS
GND
MEC1
MXM_I_MOUNTING_HOLES_4VIAS
X8
COMMON
7
MEC1
MXM_I_MOUNTING_HOLES_4VIAS
X8
COMMON
8
NVIDIA CORPORATION
2701 SAN TOMAS EXPRESSWAY
SANTA CLARA, CA 95050, USA
NV_PN
ID
NAME
600-10584-0002-100
p584
Joe Kwon
4
5
14 OF 16
PAGE
14-DEC-2006
DATE
H F D G E B A C
www.vinafix.vn
Page 15
A
C B
D E
H G F
Title: Basenet Report
Design: p419
Date: Dec 12 17:33:02 2006
Base nets and synonyms for
p419_lib.P419(@p419_lib.p419(sch_1))
Base Signal Location([Zone][dir])
1
AC_BATT* 8.4B> 9.3F<
BXTALOUT 6.4D
CLK_VDD 11.2C
DACA_BLUE 6.2H> 8.3A<
DACA_GREEN 6.1H> 8.3A<
DACA_HSYNC 6.1H> 8.3A<
DACA_RED 6.1H> 8.3A<
DACA_RSET 6.1C
DACA_VDD 6.1C
DACA_VREF 6.1C
DACA_VSYNC 6.1H> 8.3A<
DACB_BLUE 6.3F> 8.3A<
DACB_GREEN 6.3F> 8.2A<
DACB_RED 6.3F> 8.3A<
DACB_RSET 6.3C
DACB_VDD 6.3C
DACB_VREF 6.3C
DVI_A_HPD 8.2A> 9.3H<
DVI_B_HPD 8.2A> 9.3H<
FBACLK_C0 3.3G
FBACLK_C1 3.4G
2
FBAD<0> 3.1C 4.4B
FBAD<63..0> 3.1B<> 4.4A<> 4.5F<>
FBAD<1> 3.1C 4.4B
FBAD<2> 3.1C 4.4B
FBAD<3> 3.1C 4.4B
FBAD<4> 3.1C 4.4B
FBAD<5> 3.1C 4.4B
FBAD<6> 3.1C 4.4B
FBAD<7> 3.1C 4.4B
FBAD<8> 3.1C 4.4C
FBAD<9> 3.1C 4.4C
FBAD<10> 3.1C 4.4C
FBAD<11> 3.1C 4.4C
FBAD<12> 3.1C 4.4C
FBAD<13> 3.1C 4.4C
FBAD<14> 3.1C 4.4C
FBAD<15> 3.1C 4.4C
FBAD<17> 3.1C 4.4D
FBAD<18> 3.1C 4.4D
FBAD<19> 3.2C 4.4D
FBAD<20> 3.2C 4.4D
3
FBAD<21> 3.2C 4.4D
FBAD<22> 3.2C 4.4D
FBAD<23> 3.2C 4.4D
FBAD<24> 3.2C 4.4D
FBAD<25> 3.2C 4.4D
FBAD<26> 3.2C 4.4D
FBAD<27> 3.2C 4.4D
FBAD<28> 3.2C 4.4D
FBAD<29> 3.2C 4.4D
FBAD<30> 3.2C 4.4D
FBAD<31> 3.2C 4.4D
FBAD<32> 3.2C 4.4B
FBAD<33> 3.2C 4.4B
FBAD<34> 3.2C 4.4B
FBAD<35> 3.2C 4.5B
FBAD<36> 3.2C 4.5B
FBAD<37> 3.2C 4.5B
FBAD<38> 3.2C 4.5B
FBAD<39> 3.2C 4.5B
FBAD<40> 3.2C 4.4C
FBAD<41> 3.2C 4.4C
FBAD<42> 3.2C 4.4C
FBAD<43> 3.2C 4.5C
4
FBAD<44> 3.2C 4.5C
FBAD<45> 3.2C 4.5C
FBAD<46> 3.2C 4.5C
FBAD<47> 3.2C 4.5C
FBAD<48> 3.2C 4.4D
FBAD<49> 3.3C 4.4D
FBAD<50> 3.3C 4.4D
FBAD<51> 3.3C 4.5D
FBAD<52> 3.3C 4.5D
FBAD<53> 3.3C 4.5D
FBAD<54> 3.3C 4.5D
FBAD<55> 3.3C 4.5D
FBAD<56> 3.3C 4.4D
FBAD<57> 3.3C 4.4D
FBAD<58> 3.3C 4.4D
FBAD<59> 3.3C 4.5D
FBAD<60> 3.3C 4.5D
FBAD<61> 3.3C 4.5D
FBAD<62> 3.3C 4.5D
FBAD<63> 3.3C 4.5D
FBADQM<0> 3.3C 4.4B
FBADQM<7..0> 3.3B> 4.4A<> 4.5F<>
5
FBADQM<1> 3.3C 4.4C
FBADQM<2> 3.3C 4.4D
FBADQM<3> 3.3C 4.4D
FBADQM<4> 3.3C 4.5B
FBADQM<5> 3.3C 4.5C
FBADQM<6> 3.3C 4.5D
FBADQM<7> 3.3C 4.5D
FBADQS0 3.3C<> 4.4B 4.4F<>
FBADQS0* 3.4C<> 4.4B 4.4F<>
FBADQS1 3.3C<> 4.4C 4.4F<>
FBADQS1* 3.4C<> 4.4C 4.4F<>
FBADQS2 3.4C<> 4.4D 4.4F<>
FBADQS2* 3.4C<> 4.4D 4.4F<>
FBADQS3 3.4C<> 4.4D 4.4F<>
FBADQS3* 3.4C<> 4.4D 4.4F<>
FBADQS4 3.4C<> 4.4F<> 4.5B
FBADQS4* 3.4C<> 4.4F<> 4.5B
FBADQS5 3.4C<> 4.4F<> 4.5C
FBADQS5* 3.4C<> 4.4F<> 4.5C
FBADQS6 3.4C<> 4.4F<> 4.5D
FBADQS6* 3.4C<> 4.4F<> 4.5D
FBADQS7 3.4C<> 4.4F<> 4.5D
FBADQS7* 3.4C<> 4.4F<> 4.5D
FBAVREF1 4.2B 4.3F<>
FBAVREF2 4.2F 4.3F<>
FBAVREF3 4.2D
FBAVREF4 4.3H
FBA_A<0> 3.3D 4.1A 4.1C 4.1E
4.1G
FBA_A<12..0> 3.3E> 4.4F<
4.1A< 4.1C 4.1E 4.1G
FBA_A<13..0> 4.1A< 4.1C 4.1E 4.1G
FBA_A<1> 3.3D 4.1A 4.1C 4.1E
4.1G
FBA_A<2> 3.3D 4.1A 4.1C
FBA_A<3> 3.3D 4.1A 4.1C
FBA_A<4> 3.3D 4.1A 4.1C
FBA_A<5> 3.3D 4.1A 4.1C
FBA_A<6> 3.3D 4.1A 4.1C 4.1E
4.1G
FBA_A<7> 3.3D 4.1A 4.1C 4.1E
4.1G
FBA_A<8> 3.3D 4.1A 4.1C 4.1E
4.1G
FBA_A<9> 3.3D 4.1A 4.1C 4.1E
4.1G
FBA_A<10> 3.3D 4.1A 4.1C 4.1E FBAD<16> 3.1C 4.4D
4.2G
FBA_A<11> 3.3D 4.1A 4.1C 4.1E
4.2G
FBA_A<12> 3.3D 4.1A 4.1C 4.1E
4.2G
FBA_BA0 3.3E> 4.2A< 4.2C 4.2E
4.2G 4.4F<
FBA_BA1 3.3E> 4.2A< 4.2C 4.2E
4.2G 4.4F<
FBA_BA2 3.3E> 4.2A< 4.2C 4.2E
4.2G 4.4F<
FBA_CAS* 3.3E> 4.1A< 4.1C 4.1E
4.1G 4.5F<
FBA_CKE 3.3E> 4.2A< 4.2C 4.2E
4.2G 4.3G 4.4F<
FBA_CLK0 3.3G 3.4E> 4.2A< 4.2C
4.4F<
FBA_CLK0* 3.3H 3.4E> 4.2A< 4.2C
4.4F<
FBA_CLK1 3.4E> 3.4G 4.2E< 4.2G
4.4F<
FBA_CLK1* 3.4E> 3.4H 4.2E< 4.2G
4.4F<
FBA_CS0* 3.3E> 4.1A< 4.1C 4.1E
4.1G 4.5F<
FBA_CS1* 4.5F<
FBA_DEBUG 3.4D 4.5F<
FBA_ODT 3.4F> 4.2A< 4.2C 4.2E
4.2G< 4.5F<
FBA_ODT_GPU 3.3D 4.5F<
FBA_RAS* 3.3E> 4.1A< 4.1C 4.1E
4.1G 4.5F<
FBA_WE* 3.3E> 4.1A< 4.1C 4.1E
4.1G 4.5F<
FBB_A<2> 3.3D 4.1E 4.1G
FBB_A<5..2> 3.3E> 4.1E< 4.1G
4.4F<
FBB_A<3> 3.3D 4.1E 4.1G
FBB_A<4> 3.3D 4.1E 4.1G
FBB_A<5> 3.3D 4.1E 4.1G
FBCAL_PD 3.4D
FBCAL_PU 3.4D
FBCAL_TERM 3.4D
FB_BOOT 13.4C
FB_BOOTC 13.4D
FB_COMP 13.5C
FB_COMP1 13.4C
FB_COMP2 13.4F
FB_DH 13.3D
FB_DL 13.4D
FB_FB 13.4D
FB_FCCM 13.4C
FB_FSET 13.4B
FB_ISEN 13.4C
FB_PHASE 13.4D
FB_PLLAVDD 3.4D
FB_PWRGOOD 7.2A< 13.2A 13.4A>
FB_SNUBBER 13.4E
FB_VCC 7.1A< 13.4B>
GPIO0_DVI_A_HPD 9.3D
GPIO1_DVI_B_HPD 9.3D
GPIO2_BL_PWM 8.4A< 9.3F>
GPIO3_PPEN 8.3A< 9.3F>
GPIO3_PPEN_GPU 9.3D
GPIO4_BLEN 8.3A< 9.3F>
GPIO4_BLEN_GPU 9.3D
GPIO5_NVVDDCTL0 9.3F> 12.4A<
GPIO6_NVVDDCTL1 9.3F> 12.4A<
GPIO8_THERM_ALERT* 9.3D
GPIO9_LVDS_SYS* 7.2A< 9.3F>
GPIO12_AC_DET 9.3D
I2CA_SCL 6.1D
I2CA_SCL_R 6.1H> 8.3A<
I2CA_SDA 6.1D
I2CA_SDA_R 6.1H<> 8.3A<>
I2CB_SCL 6.3D
I2CB_SCL_R 6.3H> 8.2A<
I2CB_SDA 6.3D
I2CB_SDA_R 6.3H<> 8.2A<>
I2CC_SCL 9.3D
I2CC_SCL_R 8.4A< 9.2A< 9.3H>
11.2B<
I2CC_SDA 9.3D
I2CC_SDA_R 8.4A<> 9.2A<> 9.3H<>
11.2B<>
I2CH_SCL 10.4C
I2CH_SDA 10.4C
I2CS_SCL 9.4C
I2CS_SDA 9.4C
IFPABPLLVDD 7.2E
IFPABRSET 7.2E
IFPABVPROBE 7.2E
IFPAIOVDD 7.2E
IFPATXC 7.3H> 8.4G<
IFPATXC* 7.3H> 8.4G<
IFPATXD0 7.2H> 8.4G<
IFPATXD0* 7.2H> 8.4G<
IFPATXD1 7.2H> 8.4G<
IFPATXD1* 7.2H> 8.4G<
IFPATXD2 7.2H> 8.4G<
IFPATXD2* 7.2H> 8.4G<
IFPATXD3 7.2H> 8.4G<
IFPATXD3* 7.2H> 8.4G<
IFPBTXC 7.3H> 8.4G<
IFPBTXC* 7.3H> 8.4G<
IFPBTXD4 7.2H> 8.3G<
IFPBTXD4* 7.2H> 8.3G<
IFPBTXD5 7.2H> 8.4G<
IFPBTXD5* 7.2H> 8.4G<
IFPBTXD6 7.3H> 8.4G<
IFPBTXD6* 7.2H> 8.4G<
IFPBTXD7 7.3H> 8.4G<
IFPBTXD7* 7.3H> 8.4G<
IFPCBRSET 7.4E
IFPCPLLVDD 7.4E
IFPCTXC 7.4H> 8.2G<
IFPCTXC* 7.4H> 8.2G<
IFPCTXD0 7.3H> 8.2G<
IFPCTXD0* 7.3H> 8.2G<
IFPCTXD1 7.4H> 8.2G<
IFPCTXD1* 7.4H> 8.2G<
IFPCTXD2 7.4H> 8.2G<
IFPCTXD2* 7.4H> 8.2G<
IFPCVPROBE 7.3E
IFPC_IOVDD 7.4E
JTAG_TCLK 9.3C
JTAG_TCLK_C 8.3G< 9.3A<
JTAG_TDI 9.3C
JTAG_TDI_C 8.3G> 9.3A<
JTAG_TDO 9.3C
JTAG_TDO_C 8.3G< 9.3A>
JTAG_TMS 9.3C
JTAG_TMS_C 8.3G< 9.3A<
JTAG_TRST 9.3C
JTAG_TRST_C 8.3G< 9.3A<
LVDSIOVDD_ISOL 7.2B
MIOAD<6> 11.4E< 14.3A> 14.3C
MIOAD<8> 11.4E< 14.3A> 14.3C
MIOAD<9> 11.4E< 14.3A> 14.3C
MIOB_CLKIN 10.2C
MIOB_HSYNC 10.2D> 14.3A> 14.3C
M_GPIO8_SLOWDOWN* 9.2D
M_THERM_ALERT* 9.2D
NVCTL0_R 12.4C
NVCTL1_R 12.4C
NVVDD 2.4F 12.2F
NVVDDCTL0 12.4C
NVVDDCTL1 12.4C
NV_BOOT 12.2C
NV_BOOTC 12.2C
NV_COMP 12.3B
NV_COMP1 12.3B
NV_COMP2 12.3D
NV_DH 12.2C
NV_DL 12.2C
NV_FB 12.4D
NV_FCCM 12.2B
NV_FSET 12.3B
NV_ISEN 12.2C
NV_PHASE 12.2C
NV_PWRGOOD 9.2F< 12.2A> 13.4A<
NV_SNUBBER 12.3E
NV_VCC 12.2B
PCI_DEVID3 10.1D> 14.2A> 14.2C
PCI_DEVID4 10.2D> 14.2A> 14.3C
PEX1V2_FB 13.2C
PEX_CLK_CFG 11.4E< 14.3A> 14.3C
PEX_PLL_DVDD 2.4G
PEX_PLL_EN 11.3E< 14.3A> 14.3C
PEX_RST 2.2D
PEX_RX0 2.2E
PEX_RX0* 2.2E
PEX_RX1 2.2E
PEX_RX1* 2.2E
PEX_RX2 2.2E
PEX_RX2* 2.2E
PEX_RX3 2.3E
PEX_RX3* 2.3E
PEX_RX4 2.3E
PEX_RX4* 2.3E
PEX_RX5 2.3E
PEX_RX5* 2.3E
PEX_RX6 2.3E
PEX_RX6* 2.3E
PEX_RX7 2.3E
PEX_RX7* 2.3E
PEX_RX8 2.4E
PEX_RX8* 2.4E
PEX_RX9 2.4E
PEX_RX9* 2.4E
PEX_RX10 2.4E
PEX_RX10* 2.4E
PEX_RX11 2.4E
PEX_RX11* 2.4E
PEX_RX12 2.4E
PEX_RX12* 2.4E
PEX_RX13 2.5E
PEX_RX13* 2.5E
PEX_RX14 2.5E
PEX_RX14* 2.5E
PEX_RX15 2.5E
PEX_RX15* 2.5E
PEX_TSTCLK 2.2E
PEX_TSTCLK* 2.2E
PEX_TX0 2.2E
PEX_TX0* 2.2E
PEX_TX0_C 2.2C
PEX_TX0_C* 2.2C
PEX_TX1 2.2E
PEX_TX1* 2.2E
PEX_TX1_C 2.2C
PEX_TX1_C* 2.2C
PEX_TX2 2.2E
PEX_TX2* 2.2E
PEX_TX2_C 2.2C
PEX_TX2_C* 2.2C
PEX_TX3 2.2E
PEX_TX3* 2.2E
PEX_TX3_C 2.2C
PEX_TX3_C* 2.2C
PEX_TX4 2.3E
PEX_TX4* 2.3E
PEX_TX4_C 2.3C
PEX_TX4_C* 2.3C
PEX_TX5 2.3E
PEX_TX5* 2.3E
PEX_TX5_C 2.3C
PEX_TX5_C* 2.3C
PEX_TX6 2.3E
PEX_TX6* 2.3E
PEX_TX6_C 2.3C
PEX_TX6_C* 2.3C
PEX_TX7 2.3E
PEX_TX7* 2.3E
PEX_TX7_C 2.3C
PEX_TX7_C* 2.3C
PEX_TX8 2.3E
PEX_TX8* 2.3E
PEX_TX8_C 2.3C
PEX_TX8_C* 2.3C
PEX_TX9 2.4E
PEX_TX9* 2.4E
PEX_TX9_C 2.4C
PEX_TX9_C* 2.4C
PEX_TX10 2.4E
PEX_TX10* 2.4E
PEX_TX10_C 2.4C
PEX_TX10_C* 2.4C
PEX_TX11 2.4E
PEX_TX11* 2.4E
PEX_TX11_C 2.4C
PEX_TX11_C* 2.4C
PEX_TX12 2.4E
PEX_TX12* 2.4E
PEX_TX12_C 2.4C
PEX_TX12_C* 2.4C
PEX_TX13 2.4E
PEX_TX13* 2.4E
PEX_TX13_C 2.4C
PEX_TX13_C* 2.4C
PEX_TX14 2.5E
PEX_TX14* 2.5E
PEX_TX14_C 2.5C
PEX_TX14_C* 2.5C
PEX_TX15 2.5E
PEX_TX15* 2.5E
PEX_TX15_C 2.5C
PEX_TX15_C* 2.5C
PLLVDD 6.4C
PRSNT2_C 2.5B
RAMCFG0 10.1D> 14.1C 14.2A>
RAMCFG1 10.1D> 14.2A> 14.2C
RAMCFG2 10.1D> 14.2A> 14.2C
RAMCFG3 10.1D> 14.2A> 14.2C
REFCLK 2.2E
REFCLK* 2.2E
ROMCS* 10.3C 10.3E
ROM_SCLK 10.4C 10.4E
ROM_SI 10.4C 10.4E
ROM_SO 10.4C 10.4E
RUNPWROK 7.5A< 8.4A> 11.2B<
12.3A< 13.2B<
RUNPWROK_IN 8.4B
SMB_CLK 8.4A> 9.4B<
SMB_DAT 8.4A<> 9.4B<>
SNN_5V_CLAMP 9.3D
SNN_A2_M1 4.2A
SNN_A2_M2 4.2C
SNN_A2_M3 4.2E
SNN_A2_M4 4.2G
SNN_BUFRST* 10.4C
SNN_DACB_CSYNC 6.3D
SNN_DACB_HSYNC 6.3D
SNN_DACB_VSYNC 6.3D
SNN_DVI_B_CLK 8.3E
SNN_DVI_B_CLK* 8.3E
SNN_DVI_B_TX0 8.2E
SNN_DVI_B_TX0* 8.2E
SNN_DVI_B_TX1 8.2E
SNN_DVI_B_TX1* 8.2E
SNN_DVI_B_TX2 8.2E
SNN_DVI_B_TX2* 8.2E
SNN_E2_M1 4.2A
SNN_E2_M2 4.2C
SNN_E2_M3 4.2E
SNN_E2_M4 4.2G
SNN_FBA_A13 3.3D
SNN_FBA_A14 3.4D
SNN_FBA_A15 3.4D
SNN_FB_VREF 3.5C
SNN_GPIO7 9.3D
SNN_GPIO10 9.3D
SNN_GPIO11 9.3D
SNN_GPIO13 9.3D
SNN_GPIO14 9.4D
SNN_HDCP_ROM 10.4D
SNN_IGP1 8.3E
SNN_IGP2 8.3E
SNN_IGP159 8.3E
SNN_IGP185 8.3E
SNN_IGP195 8.3E
SNN_IGP197 8.3E
SNN_IGP_LVDS_UTX1 8.3E
SNN_IGP_LVDS_UTX1* 8.3E
SNN_MIOAD<1> 11.3E
SNN_MIOAD<2> 11.3E
SNN_MIOAD<3> 11.3E
SNN_MIOAD<4> 11.3E
SNN_MIOAD<5> 11.3E
SNN_MIOAD<7> 11.4E
SNN_MIOAD<10> 11.4E
SNN_MIOBD<2> 10.1C
SNN_MIOBD<3> 10.1C
SNN_MIOBD<4> 10.1C
SNN_MIOBD<5> 10.1C
SNN_MIOBD<6> 10.1C
SNN_MIOB_CAL_PD_VD 10.2A
DQ
SNN_MIOB_CAL_PU_VD 10.2A
DQ
SNN_MIOB_CLKOUT 10.2C
SNN_MIOB_CLKOUT* 10.2C
SNN_MIOB_DE 10.2C
SNN_MIOB_VREF 10.2A
SNN_MIOB_VSYNC 10.2C
SNN_MOBILE_BIT 10.1C
SNN_MXM_183 8.3E
SNN_R3_M1 4.2A
SNN_R3_M2 4.2C
SNN_R3_M3 4.2E
SNN_R3_M4 4.2G
SNN_R7_M1 4.2A
SNN_R7_M2 4.2C
SNN_R7_M3 4.2E
SNN_R7_M4 4.2G
SNN_R8_M1 4.2A
SNN_R8_M2 4.2C
SNN_R8_M3 4.2E
SNN_R8_M4 4.2G
SNN_ROM_TYPE_0 10.1C
SNN_RSVD1 8.3E
SNN_RSVD2 8.3E
SNN_RSVD3 8.3E
SPDIF 8.4B> 9.3B>
SPDIF_MXM 8.4C
SSFOUT 6.4C< 11.2D>
SS_OUT 11.2C
SS_REF 11.2C
SWAPRDY_A 10.4C
TESTMODE 10.4C
THERM 9.3C
THERM* 9.3C
THERM_ALERT* 8.4A< 9.2H>
THERM_SCL 9.2C
THERM_SDA 9.2C
THERM_VDD 9.2D
TMDSIOVDD_AB_EN* 7.3B
TMDSIOVDD_C 7.5C
TMDSIOVDD_C_EN* 7.4B
TMDS_LVDS_IOVDD 7.2C
XTALIN 6.4C
XTALOUT 6.4D
XTALOUTBUFF 6.4F> 11.2B<
1
2
3
4
5
ASSEMBLY
ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, 'MATERIALS') ARE BEING PROVIDED 'AS IS'. THE MATERIALS MAY
CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL
IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.
PAGE DETAIL
G86M ?/? 256MB(64bit) DDR2 16Mx16 84FBGA, LVDS + DVI_A/DVI_B + TV_OUT + VGA
<edit here to insert page detail>
www.vinafix.vn
NVIDIA CORPORATION
2701 SAN TOMAS EXPRESSWAY
SANTA CLARA, CA 95050, USA
NV_PN
ID
NAME
600-10584-0002-100
p584
Joe Kwon
15 OF 16
PAGE
14-DEC-2006
DATE
H F D G E B A C
Page 16
A
C B
D E
H G F
Title: Cref Part
Report
Design: p419
Date: Dec 12
17:33:02 2006
C1 [2.1A]
1
C2 [2.1A]
C3 [7.3C]
C4 [9.2C]
C5 [12.2E]
C6 [12.2E]
C7 [12.2E]
C8 [10.4F]
C9 [7.2D]
C10 [13.2C]
C11 [12.2E]
C12 [13.2B]
C13 [13.2D]
C14 [12.2E]
C15 [12.2F]
C16 [13.3E]
C17 [13.3F]
C18 [12.2F]
C19 [3.2G]
C20 [3.1G]
C21 [12.2F]
C22 [4.3E]
2
C23 [3.2F]
C24 [5.3E]
C25 [5.4D]
C26 [3.2F]
C27 [2.1A]
C28 [5.4E]
C29 [3.4G]
C30 [3.2E]
C31 [13.4G]
C32 [3.1F]
C33 [5.3D]
C34 [13.4G]
C35 [5.2D]
C36 [3.2F]
C37 [2.1H]
C38 [13.4F]
C39 [5.2D]
C41 [3.2F]
C42 [3.1F]
C43 [3.2F]
C44 [4.2F]
3
C45 [5.3E]
C46 [3.1G]
C47 [3.1G]
C48 [3.1G]
C49 [3.1G]
C501 [5.3E]
C502 [4.3C]
C503 [5.4E]
C504 [3.2E]
C505 [5.4E]
C506 [5.3E]
C507 [3.1F]
C508 [5.3D]
C509 [3.2F]
C510 [13.4F]
C511 [5.4E]
C512 [5.3E]
C513 [3.3G]
C514 [13.4B]
C515 [5.2D]
C516 [13.5C]
C517 [3.1F]
C518 [13.4C]
4
C519 [2.2A]
C520 [8.4B]
C521 [5.4D]
C522 [5.2E]
C523 [13.4D]
C524 [2.3A]
C525 [5.3E]
C526 [13.4A]
C527 [13.4B]
C528 [5.3D]
C529 [5.3E]
C530 [3.1E]
C531 [2.5D]
C532 [13.4D]
C533 [5.2E]
C534 [13.4E]
C535 [3.2F]
C536 [2.5C]
C537 [2.5D]
C538 [2.5C]
C539 [4.3H]
C540 [2.4D]
5
C541 [5.2E]
C542 [2.4C]
C543 [2.4D]
C544 [2.4C]
C545 [2.4D]
C546 [2.4C]
C547 [2.4D]
C548 [2.4C]
C549 [2.4D]
C550 [12.4C]
C551 [2.4C]
C552 [2.3D]
C553 [2.3C]
C554 [2.3D]
C555 [12.2D]
C556 [2.1H]
C557 [2.3C]
C558 [2.3D]
C559 [2.3C]
C560 [2.3D]
C561 [2.3C]
C562 [2.3D]
C563 [12.3D]
C564 [5.3E]
C565 [2.1H]
C566 [2.3C]
C567 [2.2G]
C568 [2.2H]
C569 [2.2D]
C570 [2.3H]
C571 [2.2C]
C572 [2.2D]
C573 [2.1H]
C574 [5.3D]
C575 [2.2G]
C576 [2.2H]
C577 [2.2C]
C578 [2.3G]
C579 [3.5F]
C580 [2.2D]
C581 [3.5F]
C582 [2.1G]
C583 [12.4C]
C584 [2.2C]
C585 [2.1G]
C586 [2.4G]
C588 [2.2D]
C589 [3.5E]
C590 [12.2B]
C591 [2.1H]
C592 [2.2C]
C593 [2.2H]
C594 [2.3G]
C595 [2.1G]
C596 [2.1G]
C597 [2.2H]
C598 [6.3B]
C599 [2.4G]
C600 [2.2G]
C601 [2.3H]
C602 [2.2G]
C603 [2.3H]
C604 [2.1G]
C605 [2.4G]
C606 [6.3B]
C607 [2.1G]
C608 [2.3G]
C609 [12.3B]
C610 [12.3C]
C611 [2.4G]
C612 [11.4C]
C613 [10.1A]
C614 [12.3B]
C615 [12.2C]
C616 [12.2A]
C617 [7.2E]
C618 [7.4E]
C619 [7.4E]
C620 [6.1C]
C621 [6.1B]
C622 [12.2D]
C623 [7.2E]
C624 [6.4C]
C625 [7.4E]
C626 [7.4E]
C627 [7.3E]
C628 [6.1B]
C629 [6.1C]
C630 [6.4C]
C631 [7.4D]
C632 [7.3E]
C633 [2.1H]
C634 [7.3E]
C635 [2.4G]
C636 [6.3B]
C637 [7.4D]
C638 [7.2E]
C639 [7.3D]
C640 [2.4H]
C641 [6.4B]
C642 [6.4B]
C643 [2.4H]
C644 [6.3B]
C645 [2.4H]
C646 [7.2D]
C647 [9.2D]
C648 [7.4D]
C649 [7.3D]
C650 [7.3B]
C651 [7.4D]
C652 [6.5C]
C653 [2.3A]
C654 [6.5E]
C655 [11.2D]
C656 [7.4C]
C657 [10.4D]
C658 [11.2D]
C659 [11.2D]
C660 [11.2C]
CN1 [2.3B]
CN1 [8.3D]
D2 [13.4E]
D501 [9.3G]
D502 [9.3H]
G1 [2.3F]
G1 [3.3D]
G1 [6.1D 6.3D
6.4D]
G1 [7.4F 7.2F]
G1 [9.3D]
G1 [10.4B 10.3G
10.2B]
G1 [11.4D]
L1 [12.2E]
L2 [12.2E]
L3 [12.2E]
L4 [13.4F]
LB1 [7.3D]
LB501 [3.4F]
LB502 [6.1B]
LB503 [6.4B]
LB504 [7.2D] C587 [2.4G] C40 [3.2F]
LB505 [7.4D]
LB506 [2.4H]
LB507 [6.3A]
LB508 [7.4D]
LB509 [7.2D]
M1 [4.4D 4.2D
4.4B]
M2 [4.5E 4.2F
4.5B]
M501 [4.4C 4.2B
4.4E]
M502 [4.5C 4.5D
4.2H]
MEC1 [14.5D 14.5C
14.5F 14.5E
14.5C 14.5E
14.5D 14.5F]
MEC2 [14.4C 14.4C
14.4C 14.4C]
Q1 [7.2C]
Q2 [7.3C]
Q3 [12.2D]
Q4 [12.2D]
Q501 [13.4E]
Q502 [12.4C]
Q503 [13.3E]
Q504 [12.4C]
Q505 [9.2E 9.2E]
Q506 [9.2F]
Q507 [7.4C]
Q508 [7.2B]
Q509 [7.4B]
Q510 [7.3A]
Q511 [7.2B]
R1 [7.2C]
R2 [11.2D]
R3 [11.2C]
R4 [7.3B]
R5 [10.4C]
R6 [7.2D]
R7 [10.2C]
R8 [14.2D]
R9 [14.3C]
R10 [10.4D]
R11 [14.2D]
R12 [14.2D]
R13 [14.2C]
R14 [10.4C]
R15 [14.3D]
R16 [14.2C]
R17 [14.2C]
R18 [13.2C]
R19 [13.2C]
R20 [14.2C]
R21 [10.3E]
R22 [14.2D]
R23 [6.4F]
R24 [14.2D]
R25 [6.2F]
R26 [6.2F]
R27 [6.2E]
R28 [14.3D]
R29 [7.4E]
R30 [6.4E]
R31 [13.2B]
R32 [13.1B]
R33 [9.4E]
R34 [8.4C]
R35 [2.2D]
R36 [9.3E]
R37 [9.4E]
R38 [12.3E]
R39 [9.3B]
R40 [4.3E]
R41 [4.2E]
R42 [13.4E]
R43 [2.5C]
R44 [3.4G]
R45 [3.4G]
R46 [3.4G]
R47 [3.3E]
R48 [4.2F]
R49 [4.2F]
R50 [14.3D]
R51 [14.3D]
R52 [14.3D]
R53 [14.3D]
R501 [4.3C]
R502 [4.3G]
R503 [4.2C]
R504 [13.4F]
R505 [13.4F]
R506 [13.5F]
R507 [13.4B]
R508 [3.3H]
R509 [13.4C]
R510 [3.3G]
R511 [13.4D]
R512 [3.3G]
R513 [13.4C]
R514 [13.4C]
R515 [8.4B]
R516 [13.3B]
R517 [13.4D]
R518 [13.4B]
R519 [4.3H]
R520 [4.3H]
R521 [12.4B]
R522 [12.5B]
R523 [12.4B]
R524 [12.4D]
R525 [12.3D]
R526 [3.4E]
R527 [4.2A]
R528 [3.4E]
R529 [12.4C]
R530 [12.4D]
R531 [12.3D]
R532 [9.4G]
R533 [3.4E]
R534 [12.2A]
R535 [12.2B]
R536 [12.5B]
R537 [3.4E]
R538 [9.4G]
R539 [12.2B]
R540 [12.4C]
R541 [12.2B]
R542 [12.4B]
R543 [12.3B]
R544 [6.1E]
R545 [7.2E]
R546 [6.1F]
R547 [6.1E]
R548 [14.3D]
R549 [6.3C]
R550 [12.3A]
R551 [6.3F]
R552 [9.3B]
R553 [6.1F]
R554 [12.2C]
R555 [6.3E]
R556 [9.3B]
R557 [14.3C]
R558 [6.3F]
R559 [9.3H]
R560 [6.1C]
R561 [9.4F]
R562 [12.2C]
R563 [9.3B]
R564 [9.3B]
R565 [9.4E]
R566 [9.3B]
R567 [9.2E]
R568 [7.2A]
R569 [9.2D]
R570 [9.3G]
R571 [10.4C]
R572 [7.5C]
R573 [9.2D]
R574 [6.2F]
R575 [9.2E]
R576 [9.3H]
R577 [9.3H]
R578 [9.3E]
R579 [9.3E]
R580 [11.2C]
R581 [9.2D]
R582 [6.3F]
R583 [6.3F]
R584 [9.4C]
R585 [9.2B]
R586 [9.2B]
R587 [9.4C]
R588 [11.2E]
R589 [6.2F]
R590 [9.4B]
R591 [9.4B]
R592 [9.4C]
R593 [9.4B]
R594 [9.4C]
R595 [9.4C]
RP501 [9.3B 9.3B 9.3B
9.3B]
TP501 [7.3E]
TP502 [7.2E]
U1 [10.4E]
U2 [9.2C]
U3 [10.4D]
U4 [11.2C]
U5 [13.1C]
U501 [13.4C]
U502 [12.2B]
Y1 [6.5D]
1
2
3
4
5
ASSEMBLY
ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, 'MATERIALS') ARE BEING PROVIDED 'AS IS'. THE MATERIALS MAY
CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL
IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.
PAGE DETAIL
G86M ?/? 256MB(64bit) DDR2 16Mx16 84FBGA, LVDS + DVI_A/DVI_B + TV_OUT + VGA
<edit here to insert page detail>
www.vinafix.vn
NVIDIA CORPORATION
2701 SAN TOMAS EXPRESSWAY
SANTA CLARA, CA 95050, USA
NV_PN
ID
NAME
600-10584-0002-100
p584
Joe Kwon
16 OF 16
PAGE
14-DEC-2006
DATE
H F D G E B A C