Motorola MTW45N10E Datasheet
SEMICONDUCTOR TECHNICAL DATA
Order this document
by MTW45N10E/D
"'# % #!$$%"#
'% $" % "&!%! "
N–Channel Enhancement–Mode Silicon Gate
This advanced TMOS E–FET is designed to withstand high
energy in the avalanche and commutation modes. The new energy
efficient design also offers a drain–to–source diode with a fast
recovery time. Designed for low voltage, high speed switching
applications in power supplies, converters and PWM motor
controls, these devices are particularly well suited for bridge circuits
where diode speed and commutating safe operating areas are
critical and offer additional safety margin against unexpected
voltage transients.
• Avalanche Energy Specified
• Source–to–Drain Diode Recovery Time Comparable to a
Discrete Fast Recovery Diode
• Diode is Characterized for Use in Bridge Circuits
• I
DSS
and V
Specified at Elevated Temperature
DS(on)
• Isolated Mounting Hole Reduces Mounting Hardware
G
D
S
Motorola Preferred Device
TMOS POWER FET
45 AMPERES
100 VOLTS
R
CASE 340K–01, Style 1
DS(on)
TO–247AE
= 0.035 OHM
MAXIMUM RATINGS
Drain–Source Voltage V
Drain–Gate Voltage (RGS = 1.0 MΩ) V
Gate–Source Voltage — Continuous
Gate–Source Voltage — Non–Repetitive (tp ≤ 10 ms)
Drain Current — Continuous
Drain Current — Continuous @ 100°C
Drain Current — Single Pulse (tp ≤ 10 µs)
Total Power Dissipation
Derate above 25°C
Operating and Storage Temperature Range TJ, T
Single Pulse Drain–to–Source Avalanche Energy — Starting TJ = 25°C
(VDD = 25 Vdc, VGS = 10 Vdc, IL = 45 Apk, L = 0.8 mH, RG = 25 Ω)
Thermal Resistance — Junction to Case
Thermal Resistance — Junction to Ambient
Maximum Lead Temperature for Soldering Purposes, 1/8″ from case for 10 seconds T
Designer’s Data for “Worst Case” Conditions — The Designer’s Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit
curves — representing boundaries on device characteristics — are given to facilitate “worst case” design.
E–FET and Designer’s are trademarks of Motorola, Inc. TMOS is a registered trademark of Motorola, Inc.
(TC = 25°C unless otherwise noted)
Rating
Symbol Value Unit
100 Vdc
100 Vdc
± 20
± 40
45
34.6
135
180
1.44
–55 to 150 °C
810 mJ
0.70
62.5
260 °C
Vdc
Vpk
Adc
Apk
Watts
W/°C
°C/W
V
V
I
E
R
R
DSS
DGR
GS
GSM
I
D
I
D
DM
P
D
stg
AS
θJC
θJA
L
Preferred devices are Motorola recommended choices for future use and best overall value.
REV 2
Motorola TMOS Power MOSFET Transistor Device Data
Motorola, Inc. 1996
1
MTW45N10E
)
f = 1.0 MHz)
V
G
)
(
DS
,
D
,
(
S
,
GS
,
ELECTRICAL CHARACTERISTICS
OFF CHARACTERISTICS
Drain–Source Breakdown Voltage
(VGS = 0 Vdc, ID = 250 µAdc)
T emperature Coef ficient (Positive)
Zero Gate Voltage Drain Current
(VDS = 100 Vdc, VGS = 0 Vdc)
(VDS = 100 Vdc, VGS = 0 Vdc, TJ = 125°C)
Gate–Body Leakage Current (VGS = ± 20 Vdc, VDS = 0) I
ON CHARACTERISTICS (1)
Gate Threshold Voltage
(VDS = VGS, ID = 250 µAdc)
T emperature Coef ficient (Negative)
Static Drain–Source On–Resistance (VGS = 10 Vdc, ID = 22.5 Adc) R
Drain–Source On–Voltage (VGS = 10 Vdc)
(ID = 45 Adc)
(ID = 22.5 Adc, TJ = 125°C)
Forward Transconductance (VDS = 10 Vdc, ID = 22.5 Adc) g
DYNAMIC CHARACTERISTICS
Input Capacitance
Output Capacitance
Reverse Transfer Capacitance
SWITCHING CHARACTERISTICS (2)
Turn–On Delay Time
Rise Time
Turn–Off Delay Time
Fall Time
Gate Charge
(See Figure 8)
SOURCE–DRAIN DIODE CHARACTERISTICS
Forward On–Voltage (1)
Reverse Recovery Time
(See Figure 14)
Reverse Recovery Stored Charge Q
INTERNAL PACKAGE INDUCTANCE
Internal Drain Inductance
(Measured from the drain lead 0.25″ from package to center of die)
Internal Source Inductance
(Measured from the source lead 0.25″ from package to source bond pad)
(1) Pulse Test: Pulse Width ≤ 300 µs, Duty Cycle ≤ 2%.
(2) Switching characteristics are independent of operating junction temperature.
(T
= 25°C unless otherwise noted)
J
Characteristic
(VDS = 25 Vdc, VGS = 0 Vdc,
(IS = 45 Adc, VGS = 0 Vdc, TJ = 125°C)
f = 1.0 MHz
(VDD= 50 Vdc, ID = 45 Adc,
(VDS = 80 Vdc, ID = 45 Adc,
(IS = 45 Adc, VGS = 0 Vdc)
(IS = 45 Adc, VGS = 0 Vdc,
= 10 Vdc,
GS
RG = 9.1 Ω)
VGS = 10 Vdc)
dIS/dt = 100 A/µs)
Symbol Min Typ Max Unit
V
(BR)DSS
I
DSS
GSS
V
GS(th)
DS(on)
V
DS(on)
FS
C
iss
C
oss
C
rss
t
d(on)
t
r
t
d(off)
t
f
Q
T
Q
1
Q
2
Q
3
V
SD
t
rr
t
a
t
b
RR
L
D
L
S
100
—
—
—
— — 100 nAdc
2.0
—
— 0.027 0.035 Ohm
—
—
12 — — mhos
— 3480 5000 pF
— 1240 2000
— 315 650
— 25 50 ns
— 234 470
— 83 170
— 116 240
— 106 220 nC
— 26 —
— 54 —
— 44 —
—
—
— 166 —
— 118 —
— 48 —
— 1.1 — µC
— 4.5 — nH
— 7.5 — nH
—
116
—
—
—
7.0
1.13
—
1.09
1.04
—
—
10
100
4.0
—
2.16
1.53
1.635
—
mV/°C
mV/°C
Vdc
µAdc
Vdc
Vdc
Vdc
ns
2
Motorola TMOS Power MOSFET Transistor Device Data
TYPICAL ELECTRICAL CHARACTERISTICS
MTW45N10E
90
TJ = 25°C
80
70
60
50
40
30
, DRAIN CURRENT (AMPS)
D
I
20
10
0
0 1.5 2.0 3.0 4.0 5.0
0.5 1.0 2.5 3.5 4.5 2.5 3.5 4.5 6.5 8.0
VGS = 10 V
9 V
VDS, DRAIN–TO–SOURCE VOL TAGE (VOLTS)
8 V
Figure 1. On–Region Characteristics
0.05
VGS = 10 V
0.04
0.03
TJ = 100°C
25°C
7 V
6 V
4 V
5 V
90
VDS ≥ 10 V
80
70
60
50
40
30
, DRAIN CURRENT (AMPS)
D
I
20
10
0
2.0 3.0 4.0 5.0 7.0 9.0
VGS, GATE–T O–SOURCE VOLTAGE (VOLTS)
5.5
TJ = –55°C
25°C
100°C
Figure 2. Transfer Characteristics
0.032
0.030
0.028
0.026
TJ = 25°C
VGS = 10 V
8.56.0 7.5
0.02
, DRAIN–TO–SOURCE RESIST ANCE (OHMS)
0.01
DS(on)
R
02040608090
10 30 50 70 10 30 50 70
ID, DRAIN CURRENT (AMPS)
–55°C
Figure 3. On–Resistance versus Drain Current
and T emperature
2.0
VGS = 10 V
ID = 22.5 A
1.6
1.2
(NORMALIZED)
0.8
, DRAIN–TO–SOURCE RESIST ANCE
DS(on)
R
0.4
–50
– 25 0 25 50 75 100 125 150
TJ, JUNCTION TEMPERATURE (°C)
0.024
, DRAIN–TO–SOURCE RESIST ANCE (OHMS)
0.022
DS(on)
R
02040608090
ID, DRAIN CURRENT (AMPS)
15 V
Figure 4. On–Resistance versus Drain Current
and Gate Voltage
10000
1000
, LEAKAGE (nA)
DSS
I
VGS = 0 V
TJ = 125
°C
100
10
1.0
0 100
20 40 60 80
VDS, DRAIN–TO–SOURCE VOL TAGE (VOLTS)
100
25
°C
°C
Figure 5. On–Resistance Variation with
Temperature
Motorola TMOS Power MOSFET Transistor Device Data
Figure 6. Drain–T o–Source Leakage
Current versus Voltage
3
Loading...