MC33304
3
MOTOROLA ANALOG IC DEVICE DATA
DC ELECTRICAL CHARACTERISTICS (continued) (V
CC
= +5.0 V, VEE = Gnd, TA = 25°C, unless otherwise noted.)
Characteristic UnitMaxTypMinSymbol
Output Voltage Swing (VID = ±0.2 V)
Sleepmode
VCC = +5.0 V, VEE = 0 V, RL = 1.0 MΩ
VCC = 0 V, VEE = –5.0 V, RL = 1.0 MΩ
VCC = +2.0 V, VEE = 0 V, RL = 1.0 MΩ
VCC = 0 V, VEE = –2.0 V, RL = 1.0 MΩ
Awakemode
VCC = +5.0 V, VEE = 0 V, RL = 600 Ω
VCC = 0 V, VEE = –5.0 V, RL = 600 Ω
VCC = +2.0 V, VEE = 0 V, RL = 600 Ω
VCC = 0 V, VEE = –2.0 V, RL = 600 Ω
VCC = +2.5 V, VEE = –2.5 V, RL = 600 Ω
VCC = +2.5 V, VEE = –2.5 V, RL = 600 Ω
V
OH
V
OL
V
OH
V
OL
V
OH
V
OL
V
OH
V
OL
V
OH
V
OL
4.90
–
1.90
–
4.75
–
1.85
–
–
–
4.97
–4.96
1.98
–1.97
4.86
–4.85
1.91
–1.90
2.41
–2.40
–
–4.90
–
–1.90
–
–4.75
–
–1.85
–
–
V
Common Mode Rejection Ratio CMRR 60 90 – dB
Power Supply Current (per Amplifier)
Sleepmode
VCC = +2.0 V, VEE = 0 V TA = +25°C
VCC = +2.5 V, VEE = –2.5 V TA = +25°C
TA = –40° to +105°C
VCC = +12 V, VEE = 0 V TA = +25°C
Awakemode
VCC = +2.5 V, VEE = –2.5 V TA = +25°C
TA = –40° to +105°C
I
D
–
–
–
–
–
–
85
110
–
125
1200
–
–
140
150
–
1625
1750
µA
Thermal Resistance
SOIC
Plastic DIP
θ
JA
–
–
145
75
–
–
°C/W
AC ELECTRICAL CHARACTERISTICS (V
CC
= +6.0 V, VEE = –6.0 V, RL = 600 Ω, TA = 25°C, unless otherwise noted.)
Characteristic
Symbol Min Typ Max Unit
Slew Rate (VCC = +2.5 V, VEE = –2.5 V, AV = +1.0) (Note 6)
Awakemode
SR
0.5 0.89 –
V/µs
Gain Bandwidth Product (f = 100 kHz)
Awakemode
GBW
– 2.2 –
MHz
Gain Margin (CL = 0 pF)
Awakemode
Sleepmode (RL = 1.0 kΩ)
A
m
–
–
6.0
9.0
–
–
dB
Phase Margin (RL = 1.0 kΩ, VO = 0 V, CL = 0 pF)
Awakemode
Sleepmode
φ
m
–
–
40
60
–
–
Deg
Sleepmode to Awakemode Transition Time
RL = 600 Ω
RL = 10 k
t
tr1
–
–
4.0
12
–
–
µsec
Awakemode to Sleepmode Transition Time t
tr2
– 1.5 – sec
Channel Separation (f = 1.0 kHz)
Awakemode
CS
– 100 –
dB
NOTES: 1. The differential input voltage of each amplifier is limited by two internal diodes. The diodes are connected across the inputs in parallel and opposite to
each other. For more differential input voltage range, use current limiting resistors in series with the input pins.
2.The common–mode input voltage range of each amplifier is limited by diodes connected from the inputs to both power supply rails. Therefore, the
voltage on either input must not exceed supply rail by more than ±500 mV.
3.Simultaneous short circuits of two or more amplifiers to the positive or negative rail can exceed the power dissipation ratings and cause eventual
failure of the device.
4.Rail–to–rail performance is achieved at the input of the amplifier by using parallel NPN–PNP differential stages. When the inputs are near the
negative rail (VEE < VCM < 800 mV), the PNP stage is on. When the inputs are above 800 mV (i.e. 800 mV < VCM < VCC), the NPN stage is on.
This switching of the input pairs will cause a reversal of input bias current. Slight changes in the input offset voltage will be noted between the NPN
and PNP pairs. Cross–coupling techniques have been used to keep this change to a minimum.
5.Power dissipation must be considered to ensure maximum junction (TJ) is not exceeded. (See Figure 2)
6.When connected as a voltage follower and used in transient conditions, a current limiting resistor may be needed between the output and the
inverting input. This is because of the back to back diodes clamped across the inputs. The value of this resistor should be between 1.0 kΩ and
10 kΩ. If the amplifier does not become slew rate limited and is processing low frequency waveforms, then no resistor would be necessary.
(The output could be tied directly to the negative input.)