Motorola MC141622EVK Datasheet

MC141622EVK
1
MOTOROLA
     
1. SUMMARY
The MC141622EVK is a development board for evaluation of the MC141622. In addition to the MC141622, the MC141622EVK contains all the analog circuit that is necessary for buffering both the input and output video signal and generation of the 4xfsc clock. By connecting an external signal source, monitor, and power supply, it is possible to evaluate all the operating modes on the MC141622.
2. SPECIFICATION
Board Dimensions 100 mm (Length) x 150 mm (Width) Y/C Separation LSI MC141622FU Mount Video Input Amplifier MC14577 2SC2002 Use Video Output Amplifier MC14576 Use Clamp Circuit 2SC2002 2SA953 Use Clock Generator MC1378P Use Clock Buffer Amplifier MC14576 Use Analog Input/Output Interface BNC Connector x3, S Terminal Output Mount Digital Input/Output Interface 16 Pin Header Mount Action Mode MC141622 Supports All Operating Modes Regulator MC7805CT Use Recommended Supply Voltage + 10 V Operating Temperature 0 to 50°C Supply Current 350 mA
Order this document
by MC141622EVK/D

SEMICONDUCTOR TECHNICAL DATA

Motorola, Inc. 1997
REV 3 1/97 TN97012000
MC141622EVK
MOTOROLA
2
3. BOARD OPERATION
3.1 ACF–II Operating Mode
AFC–II has four operating modes. Any one of these modes can be selected using the digital code input to MODE 0 and MODE 1 using ROTARY SW. The function of each mode is as follows.
(1) Normal fsc Mode
This is the mode for usual Y/C separation. It separates Y/C from the video signal that is input to the A/D converter.
The coring parameter of the vertical enhancer can be set up by the digital code that is input to C0 – C3 (block level parameter), C4 – C7 (white level parameter), and D4 – D7 (noise slice level parameter).
The clock is a 3.579545 MHz subcarrier input to the CLK connector; the built–in 4x PLL generates 4xfsc clock.
(2) Normal 4xfsc Mode
This mode is used for Y/C separation. It separates Y/C from the video signal that is input to the A/D con­verter.
The coring parameter of the vertical enhancer can be set up by the digital code that is input to C0 – C3 (block level parameter), C4 – C7 (white level parameter), and D4 – D7 (noise slice level parameter).
The clock is 14.31818 MHz which is a 4x subcarrier input to the CLK connector.
(3) Digital Input Comb Filter Mode
This mode uses the A/D converter, filter, and D/A converter as two independent blocks. The digital data converted by the A/D converter is output on C0 – C7. Data input on D0 – D7 is processed by the ACF–II. Filtering is performed by the algorithm of ACF–II and the Y/C video is output as analog signals from Y
out
and C
out
. These two blocks can operate with input clock signals that have different frequencies or phases and can be operated independently by using the CLK(AD) for the A/D converter, and the CLK input for the D/A converter.
The clock is 14.31818 MHz which is a 4x subcarrier input to the CLK connector and the CLK(AD) con­nector.
(4) Digital Output Comb Filter Mode
In addition to the normal Y/C analog outputs, the MC141622EVK can provide the Y/C signals as digital luminance and chrominance signals. The digital luminance data is output on C0 – C7 and the digital chrominance data is output on D0 – D7. This digital data can be modified by other digital processing.
MC141622EVK
3
MOTOROLA
The following table is the assignment for the operating mode.
MODE Switching Function
Mode MODE1 MODE0 Rotary SW
Normal fsc Mode L L 0 Normal 4xfsc Mode L H 1 Digital Input Comb Filtering Mode H L 2 Digital Output Comb Filtering Mode H H 3
4. BK FUNCTION
By setting the BK pin (toggle SW1) to the H level, composite video is output on the Y
out
pin and the chro-
minance signal on the C
out
pin.
The following table is the function of the BK pin.
BK Function
BK Pin Y
out
Pin C
out
Pin
L Luminance Chrominance H Composite Chrominance
4.1 Vertical Enhancer Function
By setting the VH pin (toggle SW2) to the L level, the vertical enhancer feature is enabled. The coring parameter of the vertical enhancer can be set up every 1 LSB by the digital code that are input to C0 – C3 (black level parameter), C4 – C7 (white level parameter), and D4 – D7 (noise slice level param­eter.
The set up level of the coring parameter and characteristics are as follows.
Coring Characteristics
OUT
IN
WHITE
BLACK
OUT
IN
WHITE LEVEL (C4 – C7) (0 – 15 STEP)
OUT
IN BLACK LEVEL (C0 – C3) (0 – 16 STEP)
OUT
IN
NOISE LEVEL (D4 – D7) (0 – 15 STEP)
Vertical Enhancer Function
VH Pin Vertical Enhancer
L On H Of f
Coring Parameter Set Up
C7 C6 C5 C4 C3 C2 C1 C0
Level
D7 D6 D5 D4
L L L L
L L L L
L L H H
L H L H
0 1 2 3
L L L L
H H H H
L L H H
L H L H
4 5 6 7
H H H H
L L L L
L L H H
L H L H
8 9 A B
H H H H
H H H H
L L H H
L H L H
C D E F
Loading...
+ 5 hidden pages