Microchip Technology Inc PIC16C62X-04-P, PIC16C62X-04-SO, PIC16C62X-04-SS, PIC16C62X-04E-JW, PIC16C62X-04E-P Datasheet

...
1997 Microchip Technology Inc.
Preliminary
DS30235F-page 1
Referred to collectively as PIC16C62X(A).
• PIC16C620 • PIC16C620A
• PIC16C621 • PIC16C621A
• PIC16C622 • PIC16C622A
High Performance RISC CPU:
• Only 35 instructions to learn
• All single-cycle instructions (200 ns), except for program branches which are two-cycle
• Operating speed:
- DC - 20 MHz clock input
- DC - 200 ns instruction cycle
• Interrupt capability
• 16 special function hardware registers
• 8-level deep hardware stack
• Direct, Indirect and Relative addressing modes
Peripheral Features:
• 13 I/O pins with individual direction control
• High current sink/source for direct LED drive
• Analog comparator module with:
- Two analog comparators
- Programmable on-chip voltage reference
(V
REF
) module
- Programmable input multiplexing from de vice
inputs and internal voltage reference
- Comparator outputs can be output signals
• Timer0: 8-bit timer/counter with 8-bit programmable prescaler
Special Microcontroller Features:
• Power-on Reset (POR)
• Power-up Timer (PWRT) and Oscillator Start-up Timer (OST)
• Brown-out Reset
• Watchdog Timer (WDT) with its own on-chip RC oscillator for reliable operation
Device Program
Memory
Data
Memory
PIC16C620 512 80 PIC16C620A 512 80 PIC16C621 1K 80 PIC16C621A 1K 80 PIC16C622 2K 128 PIC16C622A 2K 128
Pin Diagrams
Special Microcontroller Features (cont’d)
• Programmable code protection
• Power saving SLEEP mode
• Selectable oscillator options
• Serial in-circuit programming (via two pins)
• Four user programmable ID locations
CMOS Tec hnology:
• Low-power, high-speed CMOS EPROM technology
• Fully static design
• Wide operating voltage range
- PIC16C62X - 2.5V to 6.0V
- PIC16C62XA - 3.0V to 5.5V
• Commercial, industrial and extended tempera­ture range
• Low power consumption
- < 2.0 mA @ 5.0V, 4.0 MHz
- 15 µ A typical @ 3.0V, 32 kHz
- < 1.0 µ A typical standby current @ 3.0V
RA1/AN1 RA0/AN0
OSC2/CLKOUT V
DD
RB7 RB6 RB5 RB4
OSC1/CLKIN
RA2/AN2/V
REF
RA3/AN3
MCLR
VSS
RB0/INT
RB1 RB2 RB3
RA4/T0CKI
PIC16C62X(A)
RA1/AN1 RA0/AN0
OSC2/CLKOUT V
DD
RB7 RB6 RB5 RB4
OSC1/CLKIN
RA2/AN2/V
REF
RA3/AN3
MCLR
VSS VSS
RB0/INT
RB1 RB2
RA4/T0CKI
PIC16C62X(A)
RB3RB3
VDD
PDIP, SOIC, Windowed CERDIP
SSOP
2 3 4 5 6 7 8 9 10
•1
2 3 4 5 6 7 8 9
•1
19 18
16 15 14 13 12 11
17
18 17
15 14 13 12 11 10
16
20
EPROM-Based 8-Bit CMOS Microcontroller
PIC16C62X(A)
PIC16C62X(A)
DS30235F-page 2
Preliminary
1997 Microchip Technology Inc.
Device Differences
Note 1: If you change from this device to another device, please verify oscillator characteristics in your application.
Device
Voltage
Range
Oscillator
Process
Technology
(Microns)
PIC16C620 2.5 - 6.0 See Note 1 0.9 PIC16C621 2.5 - 6.0 See Note 1 0.9 PIC16C622 2.5 - 6.0 See Note 1 0.9 PIC16C620A 3.0 - 5.5 See Note 1 0.7 PIC16C621A 3.0 - 5.5 See Note 1 0.7 PIC16C622A 3.0 - 5.5 See Note 1 0.7
1997 Microchip Technology Inc.
Preliminary
DS30235F-page 3
PIC16C62X(A)
Table of Contents
1.0 General Description......................................................................................................................................................................5
2.0 PIC16C62X(A) Device Varieties...................................................................................................................................................7
3.0 Architectural Overview .................................................................................................................................................................9
4.0 Memory Organization................................................................................................................................................................ 13
5.0 I/O Ports.................................................................................................................................................................................... 25
6.0 Timer0 Module .......................................................................................................................................................................... 31
7.0 Comparator Module................................................................................................................................................................... 37
8.0 Voltage Reference Module........................................................................................................................................................ 43
9.0 Special Features of the CPU..................................................................................................................................................... 45
10.0 Instruction Set Summary........................................................................................................................................................... 61
11.0 Development Support................................................................................................................................................................ 73
12.0 Electrical Specifications............................................................................................................................................................. 77
13.0 Device Characterization Information......................................................................................................................................... 91
14.0 Packaging Information............................................................................................................................................................... 93
Appendix A: Enhancements.......................................................................................................................................................... 101
Appendix B: Compatibility............................................................................................................................................................. 101
Appendix C: What’s New............................................................................................................................................................... 102
Appendix D: What’s Changed....................................................................................................................................................... 102
Index.................................................................................................................................................................................................. 103
PIC16C62X(A) Product Identification System.................................................................................................................................... 109
To Our Valued Customers
We constantly strive to improve the quality of all our products and documentation. To this end, we recently con­verted to a new publishing software package which we believe will enhance our entire documentation process and product. As in any conversion process, information may have accidently been altered or deleted. We have spent an exceptional amount of time to ensure that these documents are correct. However, we realize that we may have missed a few things. If you find any information that is missing or appears in error from the previous version of this data sheet (PIC16C62X(A) Data Sheet, Literature Number DS30235F), please use the reader response form in the back of this data sheet to inform us. We appreciate your assistance in making this a better document.
PIC16C62X(A)
DS30235F-page 4
Preliminary
1997 Microchip Technology Inc.
NOTES:
1997 Microchip Technology Inc.
Preliminary
DS30235F-page 5
PIC16C62X(A)
1.0 GENERAL DESCRIPTION
The PIC16C62X(A) are 18 and 20 Pin EPROM-based members of the versatile PICmicro™ family of low-cost, high-performance, CMOS, fully-static, 8-bit microcontrollers.
All PICmicro™ microcontrollers employ an advanced RISC architecture. The PIC16C62X(A) have enhanced core features, eight-lev el deep stack, and multiple inter­nal and external interrupt sources. The separate instruction and data buses of the Harvard architecture allow a 14-bit wide instruction word with the separate 8-bit wide data. The two-stage instruction pipeline allows all instructions to execute in a single-cycle, except for program branches (which require two cycles). A total of 35 instructions (reduced instruction set) are available . Additionally , a large register set giv es some of the architectural innovations used to achie ve a very high performance.
PIC16C62X(A) microcontrollers typically achieve a 2:1 code compression and a 4:1 speed improvement over other 8-bit microcontrollers in their class.
The PIC16C620(A) and PIC16C621(A) have 80 bytes of RAM. The PIC16C622(A) has 128 bytes of RAM. Each device has 13 I/O pins and an 8-bit timer/counter with an 8-bit programmable prescaler. In addition, the PIC16C62X(A) adds two analog comparators with a programmable on-chip voltage reference module. The comparator module is ideally suited for applications requiring a low-cost analog interface (e.g., battery chargers, threshold detectors, white goods controllers, etc).
PIC16C62X(A) devices hav e special features to reduce external components, thus reducing system cost, enhancing system reliability and reducing power con­sumption. There are f our oscillator options, of which the single pin RC oscillator provides a low-cost solution, the LP oscillator minimizes power consumption, XT is a standard crystal, and the HS is for High Speed crystals. The SLEEP (power-down) mode offers power savings. The user can wake up the chip from SLEEP through several external and internal interrupts and reset.
A highly reliable Watchdog Timer with its own on-chip RC oscillator provides protection against software lock- up.
A UV-erasable CERDIP-packaged version is ideal for code development while the cost-effective One-Time Programmable (OTP) version is suitable for production in any volume.
Table 1-1 shows the features of the PIC16C62X(A) mid-range microcontroller families.
A simplified block diagram of the PIC16C62X(A) is shown in Figure 3-1.
The PIC16C62X(A) series fit perfectly in applications ranging from battery chargers to low-power remote sensors. The EPROM technology makes customization of application programs (detection levels, pulse gener­ation, timers, etc.) extremely fast and convenient. The small footprint packages make this microcontroller series perfect for all applications with space limitations. Low-cost, low-power, high-performance, ease of use and I/O flexibility make the PIC16C62X(A) very versa­tile.
1.1 F
amily and Upward Compatibility
Those users familiar with the PIC16C5X family of microcontrollers will realize that this is an enhanced version of the PIC16C5X architecture. Please refer to Appendix A for a detailed list of enhancements. Code written for PIC16C5X can be easily ported to PIC16C62X(A) family of devices (Appendix B). The PIC16C62X(A) family fills the niche for users w anting to migrate up from the PIC16C5X family and not needing various peripheral features of other members of the PIC16XX mid-range microcontroller family.
1.2 De
velopment Support
The PIC16C62X(A) family is suppor ted by a full-fea­tured macro assembler, a software simulator, an in-cir­cuit emulator, a low-cost de v elopment programmer and a full-featured programmer. A “C” compiler and fuzzy logic support tools are also available.
PIC16C62X(A)
DS30235F-page 6
Preliminary
1997 Microchip Technology Inc.
TABLE 1-1: PIC16C62X(A) FAMILY OF DEVICES
PIC16C620 PIC16C620A PIC16C621 PIC16C621A PIC16C622 PIC16C622A
Clock
Maximum Frequency of Operation (MHz)
20 20 20 20 20 20
Memory
EPROM Program Memory (x14 words)
512 512 1K 1K 2K 2K
Data Memory (bytes) 80 80 80 80 128 128
Peripherals
Timer Module(s) TMR0 TMR0 TMR0 TMR0 TMR0 TMR0 Comparators(s) 2 2 2 2 2 2 Internal Reference
Voltage
Yes Yes Yes Yes Yes Yes
Features
Interrupt Sources 4 4 4 4 4 4 I/O Pins 13 13 13 13 13 13 Voltage Range (Volts) 2.5-6.0 3.0-5.5 2.5-6.0 3.0-5.5 2.5-6.0 3.0-5.5 Brown-out Reset Yes Yes Yes Yes Yes Yes Packages 18-pin DIP,
SOIC; 20-pin SSOP
18-pin DIP, SOIC; 20-pin SSOP
18-pin DIP, SOIC; 20-pin SSOP
18-pin DIP, SOIC; 20-pin SSOP
18-pin DIP, SOIC; 20-pin SSOP
18-pin DIP, SOIC; 20-pin SSOP
All PICmicro™ Family devices have Power-on Reset, selectable Watchdog Timer, selectable code protect and high I/O current capability. All PIC16C62X(A) Family devices use serial programming with clock pin RB6 and data pin RB7.
1997 Microchip Technology Inc.
Preliminary
DS30235F-page 7
PIC16C62X(A)
2.0 PIC16C62X(A) DEVICE VARIETIES
A variety of frequency ranges and packaging options are available . Depending on application and production requirements the proper device option can be selected using the information in the PIC16C62X(A) Product Identification System section at the end of this data sheet. When placing orders, please use this page of the data sheet to specify the correct part number.
2.1 UV Erasab
le Devices
The UV erasable version, offered in CERDIP package is optimal for prototype development and pilot programs. This version can be erased and reprogrammed to any of the oscillator modes.
Microchip's PICSTART
and PRO MATE
programmers both support programming of the PIC16C62X(A).
2.2 One-Time-Pr
ogrammable (OTP)
Devices
The availability of OTP devices is especially useful for customers who need the flexibility for frequent code updates and small volume applications. In addition to the program memory, the configuration bits must also be programmed.
2.3 Quic
k-Turnaround-Production (QTP)
Devices
Microchip offers a QTP Programming Service for factory production orders. This service is made available f or users who chose not to program a medium to high quantity of units and whose code patterns have stabilized. The devices are identical to the OTP devices but with all EPROM locations and configuration options already programmed by the factory. Certain code and prototype verification procedures apply before production shipments are available. Please contact your Microchip Technology sales office for more details.
2.4 Serializ
ed Quick-T urnar ound-Production (SQTP
SM
)
Devices
Microchip offers a unique programming service where a few user-defined locations in each device are programmed with different serial numbers. The serial numbers may be random, pseudo-random or sequential.
Serial programming allows each device to have a unique number which can serve as an entry-code, password or ID number.
PIC16C62X(A)
DS30235F-page 8
Preliminary
1997 Microchip Technology Inc.
NOTES:
1997 Microchip Technology Inc.
Preliminary
DS30235F-page 9
PIC16C62X(A)
3.0 ARCHITECTURAL OVERVIEW
The high performance of the PIC16C62X(A) family can be attributed to a number of architectural features commonly found in RISC microprocessors. To begin with, the PIC16C62X(A) uses a Harvard architecture, in which, program and data are accessed from sepa­rate memories using separate busses. This improves bandwidth over traditional von Neumann architecture where program and data are fetched from the same memory. Separating program and data memory further allows instructions to be sized differently than 8-bit wide data word. Instruction opcodes are 14-bits wide making it possible to have all single word instructions. A 14-bit wide program memory access bus fetches a 14-bit instruction in a single cycle. A two-stage pipeline overlaps fetch and execution of instructions. Consequently, all instructions (35) execute in a sin­gle-cycle (200 ns @ 20 MHz) except for program branches.
The PIC16C620(A) addresses 512 x 14 on-chip pro­gram memory. The PIC16C621(A) addresses 1K x 14 program memory. The PIC16C622(A) addresses 2K x 14 program memory. All program memory is internal.
The PIC16C62X(A) can directly or indirectly address its register files or data memory. All special function registers including the program counter are mapped in the data memory. The PIC16C62X(A) have an orthog­onal (symmetrical) instruction set that makes it possi­ble to carry out any operation on any register using any addressing mode. This symmetr ical nature and lack of ‘special optimal situations’ make programming with the PIC16C62X(A) simple yet efficient. In addition, the learning curve is reduced significantly.
The PIC16C62X(A) devices contain an 8-bit ALU and working register. The ALU is a general purpose arithmetic unit. It performs arithmetic and Boolean functions between data in the working register and any register file.
The ALU is 8-bit wide and capable of addition, subtraction, shift and logical operations. Unless otherwise mentioned, arithmetic operations are two's complement in nature. In two-operand instructions, typically one operand is the working register (W register). The other operand is a file register or an immediate constant. In single operand instructions, the operand is either the W register or a file register.
The W register is an 8-bit working register used for ALU operations. It is not an addressable register.
Depending on the instruction executed, the ALU may affect the values of the Carry (C), Digit Carry (DC), and Zero (Z) bits in the STATUS register. The C and DC bits operate as a Bo
rrow and Digit Borrow out bit,
respectively, bit in subtraction. See the SUBLW and
SUBWF instructions for examples.
A simplified block diagram is shown in Figure 3-1, with a description of the device pins in Table 3-1.
PIC16C62X(A)
DS30235F-page 10
Preliminary
1997 Microchip Technology Inc.
FIGURE 3-1: BLOCK DIAGRAM
EPROM
Program
Memory
13
Data Bus
8
14
Program
Bus
Instruction reg
Program Counter
8 Level Stack
(13-bit)
RAM
File
Registers
Direct Addr
7
RAM Addr
(1)
9
Addr MUX
Indirect
Addr
FSR reg
STATUS reg
MUX
ALU
W reg
Power-up
Timer
Oscillator
Start-up Timer
Power-on
Reset
Watchdog
Timer
Instruction
Decode &
Control
Timing
Generation
OSC1/CLKIN OSC2/CLKOUT
MCLR
VDD, VSS
Voltage
Brown-out
Reset
Note 1: Higher order bits are from the STATUS register.
Device Program Memory
Data Memory
(RAM)
PIC16C620 PIC16C620A PIC16C621 PIC16C621A PIC16C622 PIC16C622A
512 x 14 512 x 14 1K x 14 1KX14 2K x 14 2KX14
80 x 8 80X8 80 x 8 80X8 128 x 8 128X8
8
3
TMR0
I/O Ports
PORTB
Comparator
RA3/AN3
RA2/AN2/VREF
RA1/AN1
RA0/AN0
Reference
RA4/T0CKI
+
-
+
-
1997 Microchip Technology Inc.
Preliminary
DS30235F-page 11
PIC16C62X(A)
TABLE 3-1: PIC16C62X(A) PINOUT DESCRIPTION
Name
DIP SOIC Pin #
SSOP
Pin #
I/O/P Type
Buffer
Type
Description
OSC1/CLKIN 16 18 I ST/CMOS Oscillator crystal input/external clock source input. OSC2/CLKOUT 15 17 O Oscillator crystal output. Connects to crystal or resonator
in crystal oscillator mode. In RC mode, OSC2 pin outputs CLKOUT which has 1/4 the frequency of OSC1, and denotes the instruction cycle rate.
MCLR
/V
PP
4 4 I/P ST Master clear (reset) input/programming voltage input.
This pin is an active low reset to the device.
PORTA is a bi-directional I/O port. RA0/AN0 17 19 I/O ST Analog comparator input RA1/AN1 18 20 I/O ST Analog comparator input RA2/AN2/V
REF
1 1 I/O ST Analog comparator input or V
REF
output RA3/AN3 2 2 I/O ST Analog comparator input /output RA4/T0CKI 3 3 I/O ST Can be selected to be the clock input to the Timer0
timer/counter or a comparator output. Output is open drain type.
PORTB is a bi-directional I/O port. PORTB can be software programmed for internal weak pull-up on all inputs.
RB0/INT 6 7 I/O
TTL/ST
(1)
RB0/INT can also be selected as an external
interrupt pin. RB1 7 8 I/O TTL RB2 8 9 I/O TTL RB3 9 10 I/O TTL RB4 10 11 I/O TTL Interrupt on change pin. RB5 11 12 I/O TTL Interrupt on change pin. RB6 12 13 I/O TTL/ST
(2)
Interrupt on change pin. Serial programming clock. RB7 13 14 I/O TTL/ST
(2)
Interrupt on change pin. Serial programming data. V
SS
5 5,6 P Ground reference for logic and I/O pins.
V
DD
14 15,16 P Positive supply for logic and I/O pins.
Legend: O = output I/O = input/output P = power
— = Not used I = Input ST = Schmitt Trigger input
TTL = TTL input Note 1: This buffer is a Schmitt Trigger input when configured as the external interrupt. Note 2: This buffer is a Schmitt Trigger input when used in serial programming mode.
PIC16C62X(A)
DS30235F-page 12
Preliminary
1997 Microchip Technology Inc.
3.1 Cloc
king Scheme/Instruction Cycle
The clock input (OSC1/CLKIN pin) is internally divided by four to generate four non-overlapping quadrature clocks namely Q1, Q2, Q3 and Q4. Internally, the program counter (PC) is incremented every Q1, the instruction is fetched from the program memory and latched into the instruction register in Q4. The instruction is decoded and executed during the following Q1 through Q4. The clocks and instruction execution flow is shown in Figure 3-2.
3.2 Instruction Flo
w/Pipelining
An “Instruction Cycle” consists of four Q cycles (Q1, Q2, Q3 and Q4). The instruction fetch and execute are pipelined such that fetch takes one instruction cycle while decode and execute takes another instruction cycle. However, due to the pipelining, each instruction effectively executes in one cycle. If an instruction causes the program counter to change (e.g.,
GOTO
) then two cycles are required to complete the instruction (Example 3-1).
A fetch cycle begins with the program counter (PC) incrementing in Q1.
In the execution cycle, the f etched instruction is latched into the “Instruction Register (IR)” in cycle Q1. This instruction is then decoded and executed during the Q2, Q3, and Q4 cycles. Data memory is read during Q2 (operand read) and written during Q4 (destination write).
FIGURE 3-2: CLOCK/INSTRUCTION CYCLE
EXAMPLE 3-1: INSTRUCTION PIPELINE FLOW
Q1
Q2 Q3 Q4
Q1
Q2 Q3 Q4
Q1
Q2 Q3 Q4
OSC1
Q1 Q2 Q3
Q4 PC
OSC2/CLKOUT
(RC mode)
PC PC+1 PC+2
Fetch INST (PC)
Execute INST (PC-1) Fetch INST (PC+1)
Execute INST (PC) Fetch INST (PC+2)
Execute INST (PC+1)
Internal phase clock
All instructions are single cycle, except for any program branches. These take two cycles since the fetch instruction is “flushed” from the pipeline while the new instruction is being fetched and then executed.
1. MOVLW 55h
Fetch 1 Execute 1
2. MOVWF PORTB
Fetch 2 Execute 2
3. CALL SUB_1
Fetch 3 Execute 3
4. BSF PORTA, BIT3
Fetch 4 Flush
Fetch SUB_1 Execute SUB_1
1997 Microchip Technology Inc.
Preliminary
DS30235F-page 13
PIC16C62X(A)
4.0 MEMORY ORGANIZATION
4.1 Pr
ogram Memory Organization
The PIC16C62X(A) has a 13-bit prog ram counter capa­ble of addressing an 8K x 14 program memory space. Only the first 512 x 14 (0000h - 01FFh) for the PIC16C620(A), 1K x 14 (0000h - 03FFh) for the PIC16C621(A) and 2K x 14 (0000h - 07FFh) for the PIC16C622(A) are physically implemented. Accessing a location above these boundaries will cause a wrap-around within the first 512 x 14 space (PIC16C620(A)) or 1K x 14 space (PIC16C621(A)) or 2K x 14 space (PIC16C622(A)). The reset vector is at 0000h and the interrupt vector is at 0004h (Figure 4-1, Figure 4-2, Figure 4-3).
FIGURE 4-1: PROGRAM MEMORY MAP
AND STACK FOR THE PIC16C620/PIC16C620A
PC<12:0>
13
000h
0004 0005
01FFh 0200h
1FFFh
Stack Level 1
Stack Level 8
Reset Vector
Interrupt Vector
On-chip Program
Memory
CALL, RETURN RETFIE, RETLW
Stack Level 2
FIGURE 4-2: PROGRAM MEMORY MAP
AND STACK FOR THE PIC16C621/PIC16C621A
FIGURE 4-3: PROGRAM MEMORY MAP
AND STACK FOR THE PIC16C622/PIC16C622A
PC<12:0>
13
000h
0004 0005
03FFh 0400h
1FFFh
Stack Level 1
Stack Level 8
Reset Vector
Interrupt Vector
On-chip Program
Memory
CALL, RETURN RETFIE, RETLW
Stack Level 2
PC<12:0>
13
000h
0004 0005
07FFh 0800h
1FFFh
Stack Level 1
Stack Level 8
Reset Vector
Interrupt Vector
On-chip Program
Memory
CALL, RETURN RETFIE, RETLW
Stack Level 2
PIC16C62X(A)
DS30235F-page 14 Preliminary 1997 Microchip Technology Inc.
4.2 Data Memory Organization
The data memory (Figure 4-4 and Figure 4-5) is partitioned into two Banks which contain the general purpose registers and the special function registers. Bank 0 is selected when the RP0 bit is cleared. Bank 1 is selected when the RP0 bit (STATUS <5>) is set. The Special Function Registers are located in the first 32 locations of each Bank. Register locations 20-6Fh (Bank0) on the PIC16C620(A)/621(A) and 20-7Fh (Bank0) and A0-BFh (Bank1) on the PIC16C622 are general purpose registers implemented as static RAM. Some special purpose registers are mapped in Bank 1.
4.2.1 GENERAL PURPOSE REGISTER FILE The register file is organized as 80 x 8 in the
PIC16C620(A)/621(A) and 128 x 8 in the PIC16C622(A). Each is accessed either directly or indi­rectly through the File Select Register FSR (Section 4.4).
1997 Microchip Technology Inc. Preliminary DS30235F-page 15
PIC16C62X(A)
FIGURE 4-4: DATA MEMORY MAP FOR
THE PIC16C620(A)/621(A)
INDF
(1)
TMR0
PCL
STATUS
FSR PORTA PORTB
PCLATH INTCON
PIR1
CMCON
INDF
(1)
OPTION
PCL
STATUS
FSR TRISA TRISB
PCLATH INTCON
PIE1
PCON
VRCON
00h 01h 02h 03h 04h 05h 06h 07h 08h
09h 0Ah 0Bh 0Ch 0Dh 0Eh
0Fh
10h
11h 12h 13h 14h 15h 16h 17h 18h 19h
1Ah 1Bh 1Ch 1Dh 1Eh
1Fh
80h 81h 82h 83h 84h 85h 86h 87h 88h 89h 8Ah 8Bh 8Ch 8Dh 8Eh 8Fh 90h 91h 92h 93h 94h 95h 96h 97h 98h 99h 9Ah 9Bh 9Ch 9Dh 9Eh 9Fh
20h
A0h
General Purpose Register
7Fh
FFh
Bank 0 Bank 1
File
Address
6Fh 70h
Unimplemented data memory locations, read as '0'.
Note 1: Not a physical register.
File
Address
FIGURE 4-5: DATA MEMORY MAP FOR
THE PIC16C622(A)
INDF
(1)
TMR0
PCL
STATUS
FSR PORTA PORTB
PCLATH INTCON
PIR1
CMCON
INDF
(1)
OPTION
PCL
STATUS
FSR TRISA TRISB
PCLATH INTCON
PIE1
PCON
VRCON
00h 01h 02h 03h 04h 05h 06h 07h 08h
09h 0Ah 0Bh 0Ch 0Dh 0Eh 0Fh
10h
11h
12h
13h
14h
15h
16h
17h
18h
19h 1Ah 1Bh 1Ch 1Dh 1Eh 1Fh
80h 81h 82h 83h 84h 85h 86h 87h 88h 89h 8Ah 8Bh 8Ch 8Dh 8Eh 8Fh 90h 91h 92h 93h 94h 95h 96h 97h 98h 99h 9Ah 9Bh 9Ch 9Dh 9Eh 9Fh
20h
A0h
General Purpose Register
7Fh
FFh
Bank 0 Bank 1
File
Address
BFh C0h
Unimplemented data memory locations, read as '0'.
Note 1: Not a physical register.
File
Address
General Purpose Register
PIC16C62X(A)
DS30235F-page 16 Preliminary 1997 Microchip Technology Inc.
4.2.2 SPECIAL FUNCTION REGISTERS The special function registers are registers used by the
CPU and Peripheral functions for controlling the desired operation of the device (Table 4-1). These registers are static RAM.
The special registers can be classified into two sets (core and peripheral). The special function registers associated with the “core” functions are described in this section. Those related to the operation of the peripheral features are described in the section of that peripheral feature.
TABLE 4-1: SPECIAL REGISTERS FOR THE PIC16C62X(A)
Address Name Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0
Value on
POR/BOR
Reset
Value on all
other
resets
(1)
Bank 0
00h INDF
Addressing this location uses contents of FSR to address data memory (not a physical register)
xxxx xxxx xxxx xxxx
01h TMR0 Timer0 Module’s Register xxxx xxxx uuuu uuuu 02h PCL Program Counter's (PC) Least Significant Byte 0000 0000 0000 0000 03h STATUS
IRP
(2)
RP1
(2)
RP0 TO PD Z DC C
0001 1xxx 000q quuu
04h FSR Indirect data memory address pointer xxxx xxxx uuuu uuuu 05h PORTA RA4 RA3 RA2 RA1 RA0 ---x 0000 ---u 0000 06h PORTB RB7 RB6 RB5 RB4 RB3 RB2 RB1 RB0 xxxx xxxx uuuu uuuu 07h Unimplemented 08h Unimplemented 09h Unimplemented 0Ah PCLATH Write buffer for upper 5 bits of program counter ---0 0000 ---0 0000 0Bh INTCON GIE PEIE T0IE INTE RBIE T0IF INTF RBIF 0000 000x 0000 000x 0Ch PIR1
CMIF -0-- ---- -0-- ---- 0Dh-1Eh Unimplemented 1Fh CMCON C2OUT C1OUT
CIS CM2 CM1 CM0 00-- 0000 00-- 0000
Bank 1
80h INDF
Addressing this location uses contents of FSR to address data memory (not a physical register)
xxxx xxxx xxxx xxxx
81h OPTION RBPU
INTEDG T0CS T0SE PSA PS2 PS1 PS0 1111 1111 1111 1111 82h PCL Program Counter's (PC) Least Significant Byte 0000 0000 0000 0000 83h STATUS IRP RP1 RP0 T
O PD Z DC C 0001 1xxx 000q quuu 84h FSR Indirect data memory address pointer xxxx xxxx uuuu uuuu 85h TRISA
TRISA4 TRISA3 TRISA2 TRISA1 TRISA0 ---1 1111 ---1 1111 86h TRISB TRISB7 TRISB6 TRISB5 TRISB4 TRISB3 TRISB2 TRISB1 TRISB0 1111 1111 1111 1111 87h Unimplemented 88h Unimplemented 89h Unimplemented 8Ah PCLATH
Write buffer for upper 5 bits of program counter ---0 0000 ---0 0000 8Bh INTCON GIE PEIE T0IE INTE RBIE T0IF INTF RBIF 0000 000x 0000 000x 8Ch PIE1
CMIE -0-- ---- -0-- ---- 8Dh Unimplemented 8Eh PCON
POR BOR ---- --0x ---- --uq 8Fh-9Eh Unimplemented 9Fh VRCON VREN VROE VRR
VR3 VR2 VR1 VR0 000- 0000 000- 0000
Legend: = Unimplemented locations read as ‘0’, u = unchanged, x = unknown, q = value depends on condition,
shaded = unimplemented
Note 1: Other (non power-up) resets include MCLR reset, Brown-out Reset and Watchdog Timer Reset during
normal operation.
Note 2: IRP & RPI bits are reserved, always maintain these bits clear.
1997 Microchip Technology Inc. Preliminary DS30235F-page 17
PIC16C62X(A)
4.2.2.1 STATUS REGISTER The STATUS register, shown in Figure 4-6, contains
the arithmetic status of the ALU, the RESET status and the bank select bits for data memory.
The STATUS register can be the destination for any instruction, like any other register. If the STATUS register is the destination for an instruction that affects the Z, DC or C bits, then the write to these three bits is disabled. These bits are set or cleared according to the device logic. Furthermore, the T
O and PD bits are not writable. Therefore, the result of an instruction with the STATUS register as destination may be different than intended.
For example, CLRF STATUS will clear the upper-three bits and set the Z bit. This lea ves the status register as 000uu1uu (where u = unchanged).
It is recommended, therefore, that only BCF, BSF, SWAPF and MOVWF instructions are used to alter the STATUS register because these instructions do not affect any status bit. For other instructions, not affecting any status bits, see the “Instruction Set Summary”.
Note 1: The IRP and RP1 bits (STATUS<7:6>)
are not used by the PIC16C62X(A) and should be programmed as ’0'. Use of these bits as general purpose R/W bits is NOT recommended, since this may affect upward compatibility with future products.
Note 2: The C and DC bits operate as a Borro
w and Digit Borrow out bit, respectively, in subtraction. See the SUBLW and SUBWF instructions for examples.
FIGURE 4-6: STATUS REGISTER (ADDRESS 03H OR 83H)
Reserved Reserved R/W-0 R-1 R-1 R/W-x R/W-x R/W-x
IRP RP1 RP0 TO PD Z DC C R = Readable bit
W = Writable bit U = Unimplemented bit, read as ‘0’
- n = Value at POR reset
-x = Unknown at POR reset
bit7 bit0
bit 7: IRP: Register Bank Select bit (used for indirect addressing)
1 = Bank 2, 3 (100h - 1FFh) 0 = Bank 0, 1 (00h - FFh) The IRP bit is reserved on the PIC16C62X(A), always maintain this bit clear.
bit 6-5: RP1:RP0: Register Bank Select bits (used for direct addressing)
11 = Bank 3 (180h - 1FFh) 10 = Bank 2 (100h - 17Fh) 01 = Bank 1 (80h - FFh) 00 = Bank 0 (00h - 7Fh)
Each bank is 128 bytes. The RP1 bit is reserved on the PIC16C62X(A), always maintain this bit clear.
bit 4: T
O: Time-out bit 1 = After power-up, CLRWDT instruction, or SLEEP instruction 0 = A WDT time-out occurred
bit 3: PD
: Power-down bit 1 = After power-up or by the CLRWDT instruction 0 = By execution of the SLEEP instruction
bit 2: Z: Zero bit
1 = The result of an arithmetic or logic operation is zero 0 = The result of an arithmetic or logic operation is not zero
bit 1: DC: Digit carry/borro
w bit (ADDWF, ADDLW,SUBLW,SUBWF instructions)(for borrow the polarity is reversed) 1 = A carry-out from the 4th low order bit of the result occurred 0 = No carry-out from the 4th low order bit of the result
bit 0: C: Carry/borro
w bit (ADDWF, ADDLW,SUBLW,SUBWF instructions) 1 = A carry-out from the most significant bit of the result occurred 0 = No carry-out from the most significant bit of the result occurred Note: For borro
w the polarity is reversed. A subtraction is executed by adding the two’s complement of the second operand. For rotate (RRF, RLF) instructions, this bit is loaded with either the high or low order bit of the source register.
PIC16C62X(A)
DS30235F-page 18 Preliminary 1997 Microchip Technology Inc.
4.2.2.2 OPTION REGISTER The OPTION register is a readable and writable
register which contains various control bits to configure the TMR0/WDT prescaler, the external RB0/INT interrupt, TMR0, and the weak pull-ups on PORTB.
Note: To achieve a 1:1 prescaler assignment for
TMR0, assign the prescaler to the WDT (PSA = 1).
FIGURE 4-7: OPTION REGISTER (ADDRESS 81H)
R/W-1 R/W-1 R/W-1 R/W-1 R/W-1 R/W-1 R/W-1 R/W-1 RBPU INTEDG T0CS T0SE PSA PS2 PS1 PS0 R = Readable bit
W = Writable bit
- n = Value at POR reset
bit7 bit0
bit 7: RBPU: PORTB Pull-up Enable bit
1 = PORTB pull-ups are disabled 0 = PORTB pull-ups are enabled by individual port latch values
bit 6: INTEDG: Interrupt Edge Select bit
1 = Interrupt on rising edge of RB0/INT pin 0 = Interrupt on falling edge of RB0/INT pin
bit 5: T0CS: TMR0 Clock Source Select bit
1 = Transition on RA4/T0CKI pin 0 = Internal instruction cycle clock (CLKOUT)
bit 4: T0SE: TMR0 Source Edge Select bit
1 = Increment on high-to-low transition on RA4/T0CKI pin 0 = Increment on low-to-high transition on RA4/T0CKI pin
bit 3: PSA: Prescaler Assignment bit
1 = Prescaler is assigned to the WDT 0 = Prescaler is assigned to the Timer0 module
bit 2-0: PS2:PS0: Prescaler Rate Select bits
000 001 010 011 100 101 110 111
1 : 2 1 : 4 1 : 8 1 : 16 1 : 32 1 : 64 1 : 128 1 : 256
1 : 1 1 : 2 1 : 4 1 : 8 1 : 16 1 : 32 1 : 64 1 : 128
Bit Value TMR0 Rate WDT Rate
1997 Microchip Technology Inc. Preliminary DS30235F-page 19
PIC16C62X(A)
4.2.2.3 INTCON REGISTER The INTCON register is a readable and writable
register which contains the various enable and flag bits for all interrupt sources except the comparator module. See Section 4.2.2.4 and Section 4.2.2.5 for a description of the comparator enable and flag bits.
Note: Interrupt flag bits get set when an interrupt
condition occurs regardless of the state of its corresponding enable bit or the global enable bit, GIE (INTCON<7>).
FIGURE 4-8: INTCON REGISTER (ADDRESS 0BH OR 8BH)
R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-x
GIE PEIE T0IE INTE RBIE T0IF INTF RBIF R = Readable bit
W = Writable bit U = Unimplemented bit,
read as ‘0’
- n = Value at POR reset
-x = Unknown at POR reset
bit7 bit0
bit 7: GIE: Global Interrupt Enable bit
1 = Enables all un-masked interrupts 0 = Disables all interrupts
bit 6: PEIE: Peripheral Interrupt Enable bit
1 = Enables all un-masked peripheral interrupts 0 = Disables all peripheral interrupts
bit 5: T0IE: TMR0 Overflow Interrupt Enable bit
1 = Enables the TMR0 interrupt 0 = Disables the TMR0 interrupt
bit 4: INTE: RB0/INT External Interrupt Enable bit
1 = Enables the RB0/INT external interrupt 0 = Disables the RB0/INT external interrupt
bit 3: RBIE: RB Port Change Interrupt Enable bit
1 = Enables the RB port change interrupt 0 = Disables the RB port change interrupt
bit 2: T0IF: TMR0 Overflow Interrupt Flag bit
1 = TMR0 register has overflowed (must be cleared in software) 0 = TMR0 register did not overflow
bit 1: INTF: RB0/INT External Interrupt Flag bit
1 = The RB0/INT external interrupt occurred (must be cleared in software) 0 = The RB0/INT external interrupt did not occur
bit 0: RBIF: RB Port Change Interrupt Flag bit
1 = When at least one of the RB7:RB4 pins changed state (must be cleared in software) 0 = None of the RB7:RB4 pins have changed state
PIC16C62X(A)
DS30235F-page 20 Preliminary 1997 Microchip Technology Inc.
4.2.2.4 PIE1 REGISTER This register contains the individual enable bit for the
comparator interrupt.
FIGURE 4-9: PIE1 REGISTER (ADDRESS 8CH)
U-0 R/W-0 U-0 U-0 U-0 U-0 U-0 U-0
CMIE R = Readable bit
W = Writable bit U = Unimplemented bit,
read as ‘0’
- n = Value at POR reset
bit7 bit0
bit 7: Unimplemented: Read as '0' bit 6: CMIE: Comparator Interrupt Enable bit
1 = Enables the Comparator interrupt 0 = Disables the Comparator interrupt
bit 5-0: Unimplemented: Read as '0'
4.2.2.5 PIR1 REGISTER This register contains the individual flag bit for the com-
parator interrupt.
Note: Interrupt flag bits get set when an interrupt
condition occurs regardless of the state of its corresponding enable bit or the global enable bit, GIE (INTCON<7>). User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt.
FIGURE 4-10: PIR1 REGISTER (ADDRESS 0CH)
U-0 R/W-0 U-0 U-0 U-0 U-0 U-0 U-0
CMIF R = Readable bit
W = Writable bit U = Unimplemented bit,
read as ‘0’
- n = Value at POR reset
bit7 bit0
bit 7: Unimplemented: Read as '0' bit 6: CMIF: Comparator Interrupt Flag bit
1 = Comparator input has changed 0 = Comparator input has not changed
bit 5-0: Unimplemented: Read as '0'
1997 Microchip Technology Inc. Preliminary DS30235F-page 21
PIC16C62X(A)
4.2.2.6 PCON REGISTER The PCON register contains flag bits to differentiate
between a Power-on Reset, an external MCLR
reset,
WDT reset or a Brown-out Reset.
Note: BOR is unknown on Power-on Reset. It
must then be set by the user and checked on subsequent resets to see if BOR
is cleared, indicating a brown-out has occurred. The BOR
status bit is a "don't care" and is not necessarily predictable if the brown-out circuit is disabled (by programming BODEN bit in the Configuration word).
FIGURE 4-11: PCON REGISTER (ADDRESS 8Eh)
U-0 U-0 U-0 U-0 U-0 U-0 R/W-0 R/W-0
POR BOR R = Readable bit
W = Writable bit U = Unimplemented bit,
read as ‘0’
- n = Value at POR reset
bit7 bit0
bit 7-2: Unimplemented: Read as '0' bit 1: POR
: Power-on Reset Status bit 1 = No Power-on Reset occurred 0 = A Power-on Reset occurred (must be set in software after a Power-on Reset occurs)
bit 0: BOR
: Brown-out Reset Status bit 1 = No Brown-out Reset occurred 0 = A Brown-out Reset occurred (must be set in software after a Brown-out Reset occurs)
PIC16C62X(A)
DS30235F-page 22 Preliminary 1997 Microchip Technology Inc.
4.3 PCL and PCLATH
The program counter (PC) is 13-bits wide. The low byte comes from the PCL register, which is a readable and writable register. The high byte (PC<12:8>) is not directly readable or writable and comes from PCLATH. On any reset, the PC is cleared. Figure 4-12 shows the two situations for the loading of the PC. The upper example in the figure shows how the PC is loaded on a write to PCL (PCLATH<4:0> PCH). The lo wer example in the figure shows how the PC is loaded during a CALL or GOTO instruction (PCLATH<4:3> PCH).
FIGURE 4-12: LOADING OF PC IN
DIFFERENT SITUATIONS
4.3.1 COMPUTED GOTO A computed GOTO is accomplished by adding an
offset to the program counter (ADDWF PCL). When doing a table read using a computed GOTO method, care should be exercised if the tab le location crosses a PCL memory boundary (each 256 byte block). Refer to the application note
“Implementing a Table Read"
(AN556).
PC
12 8 7 0
5
PCLA TH<4:0>
PCLA TH
Instr
uction with
ALU result
GOTO, CALL
Opcode <10:0>
8
PC
12 11 10 0
11
PCLATH<4:3>
PCH PCL
8 7
2
PCLATH
PCH PCL
PCL as Destination
4.3.2 STACK The PIC16C62X(A) family has an 8 level deep x 13-bit
wide hardware stack (Figure 4-2 and Figure 4-3). The stack space is not part of either program or data space and the stack pointer is not readable or writable. The PC is PUSHed onto the stack when a CALL instruction is executed or an interrupt causes a branch. The stack is POPed in the e vent of a RETURN, RETLW or a RETFIE instruction execution. PCLATH is not affected by a PUSH or POP operation.
The stack operates as a circular buff er . This means that after the stack has been PUSHed eight times, the ninth push overwrites the value that was stored from the first push. The tenth push overwrites the second push (and so on).
Note 1: There are no STATUS bits to indicate
stack overflow or stack underflow conditions.
Note 2: There are no instructions mnemonics
called PUSH or POP. These are actions that occur from the execution of the CALL, RETURN, RETLW and RETFIE instructions, or the vectoring to an interrupt address.
1997 Microchip Technology Inc. Preliminary DS30235F-page 23
PIC16C62X(A)
4.4 Indirect Addressing, INDF and FSR Registers
The INDF register is not a physical register . Addressing the INDF register will cause indirect addressing.
Indirect addressing is possible by using the INDF reg­ister. Any instruction using the INDF register actually accesses data pointed to by the file select register (FSR). Reading INDF itself indirectly will produce 00h. Writing to the INDF register indirectly results in a no-operation (although status bits may be affected). An effective 9-bit address is obtained by concatenating the 8-bit FSR register and the IRP bit (STATUS<7>), as shown in Figure 4-13. However, IRP is not used in the PIC16C62X(A).
A simple program to clear RAM location 20h-2Fh using indirect addressing is shown in Example 4-1.
EXAMPLE 4-1: INDIRECT ADDRESSING
movlw 0x20 ;initialize pointer movwf FSR ;to RAM
N
EXT clrf INDF ;clear INDF register
incf FSR ;inc pointer btfss FSR,4 ;all done? goto NEXT ;no clear next
;yes continue
CONTINUE:
FIGURE 4-13: DIRECT/INDIRECT ADDRESSING PIC16C62X(A)
For memory map detail see Figure 4-4 and Figure 4-5. Note 1: The RP1 and IRP bits are reserved, always maintain these bits clear.
Data Memory
Indirect AddressingDirect Addressing
bank select location select
(1)
RP1 RP0 6
0
from opcode
IRP
(1)
FSR register
7
0
bank select
location select
00 01 10 11
00h
7Fh
00h
7Fh
Bank 0 Bank 1 Bank 2 Bank 3
not used
PIC16C62X(A)
DS30235F-page 24 Preliminary 1997 Microchip Technology Inc.
NOTES:
1997 Microchip Technology Inc. Preliminary DS30235F-page 25
PIC16C62X(A)
5.0 I/O PORTS
The PIC16C62X(A) hav e two ports, PORTA and PORTB. Some pins for these I/O ports are multiplexed with an alternate function for the peripheral features on the device. In general, when a peripheral is enabled, that pin may not be used as a general purpose I/O pin.
5.1 PORTA and TRISA Registers
PORTA is a 5-bit wide latch. RA4 is a Schmitt Trigger input and an open drain output. Port RA4 is multiple xed with the T0CKI clock input. All other RA port pins have Schmitt Trigger input levels and full CMOS output driv ers . All pins have data direction bits (TRIS registers) which can config­ure these pins as input or output.
A '1' in the TRISA register puts the corresponding output driver in a hi- impedance mode. A '0' in the TRISA register puts the contents of the output latch on the selected pin(s).
Reading the PORTA register reads the status of the pins whereas writing to it will write to the port latch. All write operations are read-modify-write operations. So a write to a port implies that the port pins are first read, then this value is modified and written to the port data latch.
The PORTA pins are multiplexed with comparator and voltage reference functions. The operation of these pins are selected by control bits in the CMCON (comparator control register) register and the VRCON (voltage reference control register) register. When selected as a comparator input, these pins will read as '0's.
FIGURE 5-1: BLOCK DIAGRAM OF
RA1:RA0 PINS
Note: I/O pins have protection diodes to VDD and VSS.
Data bus
QD
Q
CK
P
N
WR PortA
WR TRISA
Data Latch
TRIS Latch
RD TRISA
RD PORTA
Analog
VSS
VDD
I/O Pin
QD
Q
CK
Input Mode
DQ
EN
To Comparator
Schmitt Trigger
Input Buffer
TRISA controls the direction of the RA pins, even when they are being used as comparator inputs. The user must make sure to keep the pins configured as inputs when using them as comparator inputs.
The RA2 pin will also function as the output for the voltage reference. When in this mode, the V
REF pin is a
very high impedance output. The user must configure TRISA<2> bit as an input and use high impedance loads.
In one of the comparator modes defined by the CMCON register, pins RA3 and RA4 become outputs of the comparators. The TRISA<4:3> bits must be cleared to enable outputs to use this function.
EXAMPLE 5-1: INITIALIZING PORTA
FIGURE 5-2: BLOCK DIAGRAM OF RA2 PIN
Note: On reset, the TRISA register is set to all
inputs. The digital inputs are disabled and the comparator inputs are forced to ground to reduce excess current consumption.
CLRF PORTA ;Initialize PORTA by setting
;output data latches MOVLW 0X07 ;Turn comparators off and MOVWF CMCON ;enable pins for I/O
;functions BSF STATUS, RP0 ;Select Bank1 MOVLW 0x1F ;Value used to initialize
;data direction MOVWF TRISA ;Set RA<4:0> as inputs
;TRISA<7:5> are always
;read as '0'.
Note: I/O pins have protection diodes to VDD and VSS.
Data bus
QD
Q
CK
P
N
WR PortA
WR TRISA
Data Latch
TRIS Latch
RD TRISA
RD PORTA
Analog
VSS
VDD
RA2 Pin
QD
Q
CK
Input Mode
DQ
EN
To Comparator
Schmitt Trigger
Input Buffer
VROE
VREF
PIC16C62X(A)
DS30235F-page 26 Preliminary 1997 Microchip Technology Inc.
FIGURE 5-3: BLOCK DIAGRAM OF RA3 PIN
FIGURE 5-4: BLOCK DIAGRAM OF RA4 PIN
Data bus
QD
Q
CK
P
N
WR PortA
WR TRISA
Data Latch
TRIS Latch
RD TRISA
RD PORTA
Analog
VSS
VDD
RA3 Pin
QD
Q
CK
DQ
EN
To Comparator
Schmitt Trigger
Input Buffer
Input Mode
Comparator Output
Comparator Mode = 110
Note: I/O pins have protection diodes to VDD and VSS
Data bus
QD
Q
CK
N
WR PortA
WR TRISA
Data Latch
TRIS Latch
RD TRISA
RD PORTA
VSS
RA4 Pin
QD
Q
CK
DQ
EN
TMR0 Clock Input
Schmitt Trigger
Input Buffer
Comparator Output
Comparator Mode = 110
Note: RA4 has protection diodes to VSS only
1997 Microchip Technology Inc. Preliminary DS30235F-page 27
PIC16C62X(A)
TABLE 5-1: PORTA FUNCTIONS
TABLE 5-2: SUMMARY OF REGISTERS ASSOCIATED WITH PORTA
Name Bit #
Buffer
Type
Function
RA0/AN0 bit0 ST Input/output or comparator input RA1/AN1 bit1 ST Input/output or comparator input RA2/AN2/V
REF bit2 ST Input/output or comparator input or VREF output
RA3/AN3 bit3 ST Input/output or comparator input/output RA4/T0CKI bit4 ST Input/output or external clock input for TMR0 or comparator output.
Output is open drain type.
Legend: ST = Schmitt Trigger input
Address Name Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0
Value on:
POR / BOR
Value on All Other
Resets
05h PORTA RA4 RA3 RA2 RA1 RA0 ---x 0000 ---u 0000 85h TRISA TRISA4 TRISA3 TRISA2 TRISA1 TRISA0 ---1 1111 ---1 1111 1Fh CMCON C2OUT C1OUT CIS CM2 CM1 CM0 00-- 0000 00-- 0000 9Fh VRCON VREN VROE VRR VR3 VR2 VR1 VR0 000- 0000 000- 0000
Legend: — = Unimplemented locations, read as ‘0’
Note: Note: Shaded bits are not used by PORTA.
PIC16C62X(A)
DS30235F-page 28 Preliminary 1997 Microchip Technology Inc.
5.2 PORTB and TRISB Registers
PORTB is an 8-bit wide bi-directional port. The corresponding data direction register is TRISB. A '1' in the TRISB register puts the corresponding output driver in a high impedance mode. A '0' in the TRISB register puts the contents of the output latch on the selected pin(s).
Reading PORTB register reads the status of the pins, whereas writing to it will write to the port latch. All write operations are read-modify-write operations. So a write to a port implies that the por t pins are first read, then this value is modified and written to the port data latch.
Each of the PORTB pins has a weak internal pull-up (200 µA typical). A single control bit can turn on all the pull-ups. This is done by clearing the RBPU (OPTION<7>) bit. The weak pull-up is automatically turned off when the port pin is configured as an output. The pull-ups are disabled on Power-on Reset.
Four of PORTB’s pins, RB7:RB4, have an interrupt on change feature. Only pins configured as inputs can cause this interrupt to occur (i.e., any RB7:RB4 pin configured as an output is excluded from the interrupt on change comparison). The input pins (of RB7:RB4) are compared with the old value latched on the last read of PORTB. The “mismatch” outputs of RB7:RB4 are OR’ed together to generate the RBIF interrupt (flag latched in INTCON<0>).
FIGURE 5-5: BLOCK DIAGRAM OF
RB7:RB4 PINS
Data Latch
From other
RBPU
(2)
P
V
DD
I/O
QD
CK
QD
CK
Q D
EN
Q D
EN
Data bus
WR PortB
WR TRISB
Set RBIF
TRIS Latch
RD TRISB
RD PortB
RB7:RB4 pins
weak pull-up
RD Port
Latch
TTL Input Buffer
pin
(1)
Note 1: I/O pins have diode protection to VDD and VSS.
Note 2: TRISB = 1 enables weak pull-up if RBPU
= '0'
(OPTION<7>).
ST Buffer
RB7:RB6 in serial programming mode
This interrupt can wake the device from SLEEP. The user, in the interrupt service routine, can clear the interrupt in the following manner:
a) Any read or write of PORTB. This will end the
mismatch condition.
b) Clear flag bit RBIF. A mismatch condition will continue to set flag bit RBIF.
Reading PORTB will end the mismatch condition, and allow flag bit RBIF to be cleared.
This interrupt on mismatch feature, together with software configurable pull-ups on these four pins allow easy interface to a key pad and make it possible for wake-up on key-depression. (See AN552 in the Microchip
Embedded Control Handbook
.)
The interrupt on change feature is recommended for wake-up on key depression operation and operations where PORTB is only used for the interrupt on change feature. Polling of PORTB is not recommended while using the interrupt on change feature.
FIGURE 5-6: BLOCK DIAGRAM OF
RB3:RB0 PINS
Note: If a change on the I/O pin should occur
when the read operation is being executed (start of the Q2 cycle), then the RBIF inter­rupt flag may not get set.
Data Latch
RBPU
(2)
P
V
DD
QD
CK
QD
CK
Q D
EN
Data bus
WR PortB
WR TRISB
RD TRISB
RD PortB
weak pull-up
RD Port
RB0/INT
I/O pin
(1)
TTL Input Buffer
Note 1: I/O pins have diode protection to V
DD and VSS.
Note 2: TRISB = 1 enables weak pull-up if RBPU
= '0'
(OPTION<7>).
ST Buffer
1997 Microchip Technology Inc. Preliminary DS30235F-page 29
PIC16C62X(A)
TABLE 5-3: PORTB FUNCTIONS
TABLE 5-4: SUMMARY OF REGISTERS ASSOCIATED WITH PORTB
Name Bit # Buffer Type Function
RB0/INT bit0
TTL/ST
(1)
Input/output or external interrupt input. Internal software programmable
weak pull-up. RB1 bit1 TTL Input/output pin. Internal software programmable weak pull-up. RB2 bit2 TTL Input/output pin. Internal software programmable weak pull-up. RB3 bit3 TTL Input/output pin. Internal software programmable weak pull-up. RB4 bit4 TTL Input/output pin (with interrupt on change). Internal software
programmable weak pull-up.
RB5 bit5 TTL Input/output pin (with interrupt on change). Internal software
programmable weak pull-up.
RB6 bit6
TTL/ST
(2)
Input/output pin (with interrupt on change). Internal software
programmable weak pull-up. Serial programming clock pin. RB7 bit7
TTL/ST
(2)
Input/output pin (with interrupt on change). Internal software
programmable weak pull-up. Serial programming data pin.
Legend: ST = Schmitt Trigger, TTL = TTL input Note 1: This buffer is a Schmitt Trigger input when configured as the external interrupt. Note 2: This buffer is a Schmitt Trigger input when used in serial programming mode.
Address Name Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0
Value on:
POR / BOR
Value on All Other
Resets
06h PORTB RB7 RB6 RB5 RB4 RB3 RB2 RB1 RB0 uuuu uuuu xxxx xxxx 86h TRISB TRISB7 TRISB6 TRISB5 TRISB4 TRISB3 TRISB2 TRISB1 TRISB0 1111 1111 1111 1111 81h OPTION RBPU INTEDG T0CS T0SE PSA PS2 PS1 PS0 1111 1111 1111 1111
Note: Shaded bits are not used by PORTB.
PIC16C62X(A)
DS30235F-page 30 Preliminary 1997 Microchip Technology Inc.
5.3 I/O Programming Considerations
5.3.1 BI-DIRECTIONAL I/O PORTS Any instruction which writes, operates internally as a
read followed by a write operation. The BCF and BSF instructions, for example, read the register into the CPU, ex ecute the bit operation and write the result back to the register. Caution must be used when these instructions are applied to a port with both inputs and outputs defined. For example, a BSF operation on bit5 of PORTB will cause all eight bits of PORTB to be read into the CPU. Then the BSF operation takes place on bit5 and PORTB is written to the output latches. If another bit of PORTB is used as a bidirectional I/O pin (e.g., bit0) and it is defined as an input at this time, the input signal present on the pin itself would be read into the CPU and re-written to the data latch of this particular pin, overwriting the previous content. As long as the pin stays in the input mode, no problem occurs. However, if bit0 is switched into output mode later on, the content of the data latch may now be unknown.
Reading the port register, reads the values of the port pins. Writing to the port register writes the value to the port latch. When using read modify write instructions (ex. BCF, BSF , etc.) on a port, the value of the port pins is read, the desired operation is done to this value, and this value is then written to the port latch.
Example 5-2 shows the effect of two sequential read-modify-write instructions (ex., BCF, BSF, etc.) on an I/O port.
A pin actively outputting a Low or High should not be driven from external devices at the same time in order to change the level on this pin (“wired-or”, “wired-and”). The resulting high output currents may damage the chip.
EXAMPLE 5-2: READ-MODIFY-WRITE
INSTRUCTIONS ON AN I/O PORT
5.3.2 SUCCESSIVE OPERATIONS ON I/O PORTS The actual write to an I/O port happens at the end of an
instruction cycle, whereas for reading, the data must be valid at the beginning of the instruction cycle (Figure 5-7). Therefore, care must be exercised if a write followed by a read operation is carried out on the same I/O port. The sequence of instructions should be such to allow the pin voltage to stabilize (load dependent) before the next instruction which causes that file to be read into the CPU is executed. Otherwise , the previous state of that pin may be read into the CPU rather than the new state. When in doubt, it is better to separate these instructions with an NOP or another instruction not accessing this I/O port.
;;Initial PORT settings: PORTB<7:4> Inputs
; PORTB<3:0> Outputs ;;PORTB<7:6> have external pull-up and are not
connected to other circuitry ; ; PORT latch PORT pins ; ---------- ----------
BCF PORTB, 7 ; 01pp pppp 11pp pppp BCF PORTB, 6 ; 10pp pppp 11pp pppp BSF STATUS,RP0 ; BCF TRISB, 7 ; 10pp pppp 11pp pppp
BCF TRISB, 6 ; 10pp pppp 10pp pppp ; ; Note that the user may have expected the pin ; values to be 00pp pppp. The 2nd BCF caused ; RB7 to be latched as the pin value (High).
FIGURE 5-7: SUCCESSIVE I/O OPERATION
Note: This example shows write to PORTB
followed by a read from PORTB. Note that:
data setup time = (0.25 T
CY - TPD)
where TCY = instruction cycle and TPD = propagation delay of Q1 cycle to output valid.
Therefore, at higher clock frequencies, a write followed by a read may be problematic.
Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4
RB <7:0>
Port pin sampled here
PC
PC + 1 PC + 2 PC + 3
NOPNOPMOVF PORTB, W
Read PORTB
MOVWF PORTB
Write to PORTB
PC
Instruction
fetched
TPD
Execute
MOVWF
PORTB
Execute
MOVF
PORTB, W
Execute
NOP
RB7:RB0
1997 Microchip Technology Inc. Preliminary DS30235F-page 31
PIC16C62X(A)
6.0 TIMER0 MODULE
The Timer0 module timer/counter has the following features:
• 8-bit timer/counter
• Readable and writable
• 8-bit software programmable prescaler
• Internal or external clock select
• Interrupt on overflow from FFh to 00h
• Edge select for external clock Figure 6-1 is a simplified block diagram of the Timer0
module. Timer mode is selected by clearing the T0CS bit
(OPTION<5>). In timer mode, the TMR0 will increment every instruction cycle (without prescaler). If Timer0 is written, the increment is inhibited for the following two cycles (Figure 6-2 and Figure 6-3). The user can work around this by writing an adjusted value to TMR0.
Counter mode is selected by setting the T0CS bit. In this mode Timer0 will increment either on every rising or falling edge of pin RA4/T0CKI. The incrementing edge is determined by the source edge (T0SE) control
bit (OPTION<4>). Clearing the T0SE bit selects the rising edge. Restrictions on the e xternal clock input are discussed in detail in Section 6.2.
The prescaler is shared between the Timer0 module and the WatchdogTimer. The prescaler assignment is controlled in software by the control bit PSA (OPTION<3>). Clearing the PSA bit will assign the prescaler to Timer0. The prescaler is not readable or writable. When the prescaler is assigned to the Timer0 module, prescale value of 1:2, 1:4, ..., 1:256 are selectable. Section 6.3 details the operation of the prescaler.
6.1 TIMER0 Interrupt
Timer0 interrupt is generated when the TMR0 register timer/counter overflows from FFh to 00h. This overflow sets the T0IF bit. The interrupt can be masked by clearing the T0IE bit (INTCON<5>). The T0IF bit (INTCON<2>) must be cleared in software by the Timer0 module interrupt service routine before re-enabling this interrupt. The Timer0 interrupt cannot wake the processor from SLEEP since the timer is shut off during SLEEP. See Figure 6-4 for Timer0 interrupt timing.
FIGURE 6-1: TIMER0 BLOCK DIAGRAM
FIGURE 6-2: TIMER0 (TMR0) TIMING: INTERNAL CLOCK/NO PRESCALER
Note 1: Bits, T0SE, T0CS, PS2, PS1, PS0 and PSA are located in the OPTION register.
2: The prescaler is shared with Watchdog Timer (Figure 6-6)
RA4/T0CKI
T0SE
0
1
1
0
pin
T0CS
FOSC/4
Programmable
Prescaler
Sync with
Internal
clocks
TMR0
PSout
(2 cycle delay)
PSout
Data bus
8
Set Flag bit T0IF
on Overflow
PSA
PS2:PS0
PC-1
Q1 Q2 Q3 Q4
Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4
PC (Program Counter)
Instruction Fetch
TMR0
PC PC+1 PC+2 PC+3 PC+4 PC+5 PC+6
T0
T0+1 T0+2 NT0 NT0 NT0 NT0+1 NT0+2
T0
MOVWF TMR0
MOVF TMR0,W MOVF TMR0,W MOVF TMR0,W MOVF TMR0,W MOVF TMR0,W
Write TMR0 executed
Read TMR0 reads NT0
Read TMR0 reads NT0
Read TMR0 reads NT0
Read TMR0 reads NT0 + 1
Read TMR0 reads NT0 + 2
Instruction Executed
PIC16C62X(A)
DS30235F-page 32 Preliminary 1997 Microchip Technology Inc.
FIGURE 6-3: TIMER0 TIMING: INTERNAL CLOCK/PRESCALE 1:2
FIGURE 6-4: TIMER0 INTERRUPT TIMING
PC-1
Q1 Q2 Q3 Q4
Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4
PC (Program Counter)
Instruction
Fetch
TMR0
PC PC+1 PC+2 PC+3 PC+4 PC+5 PC+6
T0 NT0+1
MOVWF TMR0
MOVF TMR0,W MOVF TMR0,W MOVF TMR0,W MOVF TMR0,W MOVF TMR0,W
Write TMR0 executed
Read TMR0 reads NT0
Read TMR0 reads NT0
Read TMR0 reads NT0
Read TMR0 reads NT0
Read TMR0 reads NT0 + 1
T0+1
NT0
Instruction Execute
Q2Q1 Q3 Q4Q2Q1 Q3 Q4 Q2Q1 Q3 Q4 Q2Q1 Q3 Q4 Q2Q1 Q3 Q4
1
1
OSC1
CLKOUT(3)
TMR0 timer
T0IF bit (INTCON<2>)
FEh
GIE bit (INTCON<7>)
INSTR
UCTION FLOW
PC
Instruction fetched
PC
PC +1 PC +1 0004h 0005h
Instruction executed
Inst (PC)
Inst (PC-1)
Inst (PC+1)
Inst (PC)
Inst (0004h) Inst (0005h)
Inst (0004h)Dummy cycle Dummy cycle
FFh 00h 01h 02h
Note 1: T0IF interrupt flag is sampled here (every Q1).
2: Interrupt latency = 4T
CY, where TCY = instruction cycle time.
3: CLKOUT is available only in RC oscillator mode.
Interrupt Latency Time
1997 Microchip Technology Inc. Preliminary DS30235F-page 33
PIC16C62X(A)
6.2 Using Timer0 with External Clock
When an external clock input is used for Timer0, it must meet certain requirements. The external clock requirement is due to internal phase clock (T
OSC)
synchronization. Also, there is a delay in the actual incrementing of Timer0 after synchronization.
6.2.1 EXTERNAL CLOCK SYNCHRONIZATION When no prescaler is used, the external clock input is
the same as the prescaler output. The synchronization of T0CKI with the internal phase clocks is accomplished by sampling the prescaler output on the Q2 and Q4 cycles of the internal phase clocks (Figure 6-5). Therefore, it is necessary for T0CKI to be high for at least 2T
OSC (and a small RC delay of 20 ns)
and low for at least 2T
OSC (and a small RC delay of
20 ns). Refer to the electrical specification of the desired device.
When a prescaler is used, the external clock input is divided by the asynchronous ripple-counter type prescaler so that the prescaler output is symmetrical. For the external clock to meet the sampling requirement, the ripple-counter must be taken into account. Therefore, it is necessary for T0CKI to have a period of at least 4T
OSC (and a small RC delay of
40 ns) divided by the prescaler value. The only requirement on T0CKI high and low time is that the y do not violate the minimum pulse width requirement of 10 ns. Refer to parameters 40, 41 and 42 in the electrical specification of the desired device.
6.2.2 TIMER0 INCREMENT DELAY Since the prescaler output is synchronized with the
internal clocks, there is a small delay from the time the external clock edge occurs to the time the TMR0 is actually incremented. Figure 6-5 shows the delay from the external clock edge to the timer incrementing.
FIGURE 6-5: TIMER0 TIMING WITH EXTERNAL CLOCK
Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4
External Clock Input or Prescaler output
(2)
External Clock/Prescaler Output after sampling
Increment Timer0 (Q4)
Timer0
T0 T0 + 1 T0 + 2
Small pulse misses sampling
Note 1: Delay from clock input change to Timer0 increment is 3Tosc to 7Tosc. (Duration of Q = Tosc).
Therefore, the error in measuring the interval between two edges on Timer0 input = ±4Tosc max. 2: External clock if no prescaler selected, Prescaler output otherwise. 3: The arrows indicate the points in time where sampling occurs.
(3)
(1)
PIC16C62X(A)
DS30235F-page 34 Preliminary 1997 Microchip Technology Inc.
6.3 Prescaler
An 8-bit counter is available as a prescaler for the Timer0 module, or as a postscaler for the Watchdog Timer, respectively (Figure 6-6). For simplicity, this counter is being referred to as “prescaler” throughout this data sheet. Note that there is only one prescaler available which is mutually exclusive between the Timer0 module and the Watchdog Timer. Thus, a prescaler assignment for the Timer0 module means that there is no prescaler for the Watchdog Timer, and vice-versa.
The PSA and PS2:PS0 bits (OPTION<3:0>) determine the prescaler assignment and prescale ratio.
When assigned to the Timer0 module, all instructions writing to the TMR0 register (e.g., CLRF 1, MOVWF 1,
BSF 1,x....etc.) will clear the prescaler. When
assigned to WDT, a CLRWDT instruction will clear the prescaler along with the Watchdog Timer. The prescaler is not readable or writable.
FIGURE 6-6: BLOCK DIAGRAM OF THE TIMER0/WDT PRESCALER
T0CKI
T0SE
pin
M U
X
CLKOUT (=Fosc/4)
SYNC
2
Cycles
TMR0 reg
8-bit Prescaler
8-to-1MUX
M
U X
M U X
Watchdog
Timer
PSA
0
1
0
1
WDT
Time-out
PS0 - PS2
8
Note: T0SE, T0CS, PSA, PS0-PS2 are bits in the OPTION register.
PSA
WDT Enable bit
M U
X
0
1
0
1
Data Bus
Set flag bit T0IF
on Overflow
8
PSA
T0CS
1997 Microchip Technology Inc. Preliminary DS30235F-page 35
PIC16C62X(A)
6.3.1 SWITCHING PRESCALER ASSIGNMENT The prescaler assignment is fully under software
control (i.e., it can be changed “on the fly” during program execution). To avoid an unintended device RESET, the following instruction sequence (Example 6-1) must be executed when changing the prescaler assignment from Timer0 to WDT.
EXAMPLE 6-1: CHANGING PRESCALER
(TIMER0WDT)
1.BCF STATUS, RP0 ;Skip if already in ; Bank 0
2.CLRWDT ;Clear WDT
3.CLRF TMR0 ;Clear TMR0 & Prescaler
4.BSF STATUS, RP0 ;Bank 1
5.MOVLW '00101111’b; ;These 3 lines (5, 6, 7)
6.MOVWF OPTION ; are required only if
; desired PS<2:0> are
7.CLRWDT ; 000 or 001
8.MOVLW '00101xxx’b ;Set Postscaler to
9.MOVWF OPTION ; desired WDT rate
10.BCF STATUS, RP0 ;Return to Bank 0
To change prescaler from the WDT to the TMR0 module use the sequence shown in Example 6-2. This precaution must be taken even if the WDT is disabled.
EXAMPLE 6-2: CHANGING PRESCALER
(WDTTIMER0)
CLRWDT ;Clear WDT and
;prescaler BSF STATUS, RP0 MOVLW b'xxxx0xxx' ;Select TMR0, new
;prescale value and
;clock source MOVWF OPTION_REG BCF STATUS, RP0
TABLE 6-1: REGISTERS ASSOCIATED WITH TIMER0
Address Name Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0
Value on:
POR / BOR
Value on All Other
Resets
01h TMR0 Timer0 module’s register uuuu uuuu xxxx xxxx 0Bh/8Bh INTCON GIE PEIE T0IE INTE RBIE T0IF INTF RBIF 0000 000x 0000 000x 81h OPTION RBPU INTEDG T0CS T0SE PSA PS2 PS1 PS0 1111 1111 1111 1111 85h TRISA TRISA4 TRISA3 TRISA2 TRISA1 TRISA0 ---1 1111 ---1 1111
Legend: — = Unimplemented locations, read as ‘0’.
Note: Shaded bits are not used by TMR0 module.
PIC16C62X(A)
DS30235F-page 36 Preliminary 1997 Microchip Technology Inc.
NOTES:
1997 Microchip Technology Inc. Preliminary DS30235F-page 37
PIC16C62X(A)
7.0 COMPARATOR MODULE
The comparator module contains two analog comparators. The inputs to the comparators are multiplexed with the RA0 through RA3 pins. The on-chip Voltage Reference (Section 8.0) can also be an input to the comparators.
The CMCON register, shown in Figure 7-1, controls the comparator input and output multiplexers. A block diagram of the comparator is shown in Figure 7-2.
FIGURE 7-1: CMCON REGISTER (ADDRESS 1Fh)
R-0 R-0 U-0 U-0 R/W-0 R/W-0 R/W-0 R/W-0
C2OUT C1OUT
CIS CM2 CM1 CM0 R = Readable bit
W =Writable bit U = Unimplemented bit,
read as ‘0’
- n =Value at POR reset
bit7 bit0
bit 7: C2OUT: Comparator 2 output
1 = C2 V
IN+ > C2 VIN
0 = C2 V
IN+ < C2 VIN
bit 6: C1OUT: Comparator 1 output
1 = C1 V
IN+ > C1 VIN
0 = C1 V
IN+ < C1 VIN
bit 5-4: Unimplemented: Read as '0' bit 3: CIS: Comparator Input Switch
When CM<2:0>: = 001: 1 = C1 V
IN– connects to RA3
0 = C1 V
IN– connects to RA0
When CM<2:0> = 010: 1 = C1 V
IN– connects to RA3
C2 V
IN– connects to RA2
0 = C1 V
IN– connects to RA0
C2 V
IN– connects to RA1
bit 2-0: CM<2:0>: Comparator mode
Figure 7-2.
PIC16C62X(A)
DS30235F-page 38 Preliminary 1997 Microchip Technology Inc.
7.1 Comparator Configuration
There are eight modes of operation for the comparators. The CMCON register is used to select the mode. Figure 7-2 shows the eight possible modes. The TRISA register controls the data direction of the com­parator pins for each mode. If the comparator mode is
changed, the comparator output level may not be valid for the specified mode change delay shown in Table 12-2.
Note: Comparator interrupts should be disabled
during a comparator mode change other­wise a false interrupt may occur.
FIGURE 7-2: COMPARATOR I/O OPERATING MODES
­+
C1
VIN­V
IN+
Off
(Read as '0')
RA0/AN0 RA3/AN3
A A
CM<2:0> = 000
­+
C2
VIN­V
IN+
Off
(Read as '0')
RA1/AN1 RA2/AN2
A A
­+
C1
VIN­V
IN+
Off
(Read as '0')
RA0/AN0 RA3/AN3
D D
CM<2:0> = 111
­+
C2
VIN­V
IN+
Off
(Read as '0')
RA1/AN1 RA2/AN2
D D
­+
C1
VIN­V
IN+
C1OUT
RA0/AN0 RA3/AN3
A A
­+
C2
VIN­V
IN+
C2OUT
RA1/AN1 RA2/AN2
A A
CM<2:0> = 100
­+
C1
VIN­V
IN+
C1OUT
RA0/AN0 RA3/AN3
A A
­+
C2
VIN­V
IN+
C2OUT
RA1/AN1
RA2/AN2
A A
From VREF Module
­+
C1
VIN­V
IN+
C1OUT
RA0/AN0 RA3/AN3
A D
­+
C2
VIN­V
IN+
C2OUT
RA1/AN1 RA2/AN2
A A
CM<2:0> = 011
RA4 Open Drain
­+
C1
VIN­V
IN+
C1OUT
RA0/AN0 RA3/AN3
A D
­+
C2
VIN­V
IN+
C2OUT
RA1/AN1
RA2/AN2
A A
CM<2:0> = 110
­+
C1
VIN­V
IN+
Off
(Read as '0')
RA0/AN0 RA3/AN3
D D
CM<2:0> = 101
­+
C2
VIN­V
IN+
C2OUT
RA1/AN1 RA2/AN2
A A
­+
C1
VIN­V
IN+
C1OUT
RA0/AN0 RA3/AN3
A A
­+
C2
VIN­V
IN+
C2OUT
RA1/AN1
RA2/AN2
A A
CM<2:0> = 001
CIS=0 CIS=1
Comparators Reset
Two Independent Comparators
Two Common Reference Comparators
One Independent Comparator
Three Inputs Multiplexed to
Two Common Rference Comparators with Outputs
Four Inputs Multiplexed to
Comparators Off
Two Comparators
Two Comparators
CM<2:0> = 010
CIS=0 CIS=1
CIS=0 CIS=1
A = Analog Input, Port Reads Zeros Always D = Digital Input CIS = CMCON<3>, Comparator Input Switch
1997 Microchip Technology Inc. Preliminary DS30235F-page 39
PIC16C62X(A)
The code example in Example 7-1 depicts the steps required to configure the comparator module. RA3 and RA4 are configured as digital output. RA0 and RA1 are configured as the V- inputs and RA2 as the V+ input to both comparators.
EXAMPLE 7-1: INITIALIZING
COMPARATOR MODULE
7.2 Comparator Operation
A single comparator is shown in Figure 7-3 along with the relationship between the analog input levels and the digital output. When the analog input at V
IN+ is less
than the analog input V
IN–, the output of the
comparator is a digital low lev el. When the analog input at V
IN+ is greater than the analog input VIN–, the output
of the comparator is a digital high level. The shaded areas of the output of the comparator in Figure 7-3 represent the uncertainty due to input offsets and response time.
FLAG_REG EQU 0X20 CLRF FLAG_REG ;Init flag register CLRF PORTA ;Init PORTA ANDLW 0xC0 ;Mask comparator bits IORWF FLAG_REG,F ;Store bits in flag register MOVLW 0x03 ;Init comparator mode MOVWF CMCON ;CM<2:0> = 011 BSF STATUS,RP0 ;Select Bank1 MOVLW 0x07 ;Initialize data direction MOVWF TRISA ;Set RA<2:0> as inputs
;RA<4:3> as outputs ;TRISA<7:5> always read ‘0’
BCF STATUS,RP0 ;Select Bank 0 CALL DELAY 10 ;10µs delay MOVF CMCON,F ;Read CMCON to end change condition BCF PIR1,CMIF ;Clear pending interrupts BSF STATUS,RP0 ;Select Bank 1 BSF PIE1,CMIE ;Enable comparator interrupts BCF STATUS,RP0 ;Select Bank 0 BSF INTCON,PEIE ;Enable peripheral interrupts BSF INTCON,GIE ;Global interrupt enable
7.3 Comparator Reference
An external or internal reference signal may be used depending on the comparator operating mode. The analog signal that is present at V
IN– is compared to the
signal at V
IN+, and the digital output of the comparator
is adjusted accordingly (Figure 7-3).
FIGURE 7-3: SINGLE COMPARATOR
7.3.1 EXTERNAL REFERENCE SIGNAL When external voltage references are used, the
comparator module can be configured to have the com­parators operate from the same or different reference sources. However, threshold detector applications may require the same reference. The reference signal must be between V
SS and VDD, and can be applied to either
pin of the comparator(s).
7.3.2 INTERNAL REFERENCE SIGNAL The comparator module also allows the selection of an
internally generated voltage reference for the comparators. Section 13, Instruction Sets, contains a detailed description of the Voltage Reference Module that provides this signal. The internal reference signal is used when the comparators are in mode CM<2:0>=010 (Figure 7-2). In this mode, the internal voltage reference is applied to the V
IN+ pin of both com-
parators.
+
VIN+ V
IN
Output
VIN– VIN+
Output
PIC16C62X(A)
DS30235F-page 40 Preliminary 1997 Microchip Technology Inc.
7.4 Comparator Response Time
Response time is the minimum time, after selecting a new reference voltage or input source, before the comparator output is guaranteed to have a valid level. If the internal reference is changed, the maximum delay of the internal voltage reference must be considered when using the comparator outputs. Otherwise the maximum delay of the comparators should be used (Table 12-2 ).
7.5 Comparator Outputs
The comparator outputs are read through the CMCON register. These bits are read only. The comparator outputs may also be directly output to the RA3 and RA4 I/O pins. When the CM<2:0> = 110, multiplexors in the output path of the RA3 and RA4 pins will switch and the output of each pin will be the unsynchronized output of the comparator. The uncertainty of each of the comparators is related to the input offset voltage and the response time given in the specifications. Figure 7-4 shows the comparator output block diagram.
The TRISA bits will still function as an output enable/disable for the RA3 and RA4 pins while in this mode.
Note 1: When reading the PORT register , all pins
configured as analog inputs will read as a ‘0’. Pins configured as digital inputs will convert an analog input according to the Schmitt Trigger input specification.
2: Analog levels on any pin that is defined
as a digital input may cause the input buffer to consume more current than is specified.
FIGURE 7-4: COMPARATOR OUTPUT BLOCK DIAGRAM
DQ
EN
To RA3 or RA4 Pin
Bus Data
RD CMCON
Set
MULTIPLEX
CMIF Bit
-+
DQ
EN
CL
Port Pins
RD CMCON
NRESET
From Other Comparator
1997 Microchip Technology Inc. Preliminary DS30235F-page 41
PIC16C62X(A)
7.6 Comparator Interrupts
The comparator interrupt flag is set whenever there is a change in the output value of either comparator. Software will need to maintain information about the status of the output bits, as read from CMCON<7:6>, to determine the actual change that has occurred. The CMIF bit, PIR1<6>, is the comparator interrupt flag. The CMIF bit must be reset by clearing ‘0’. Since it is also possible to write a '1' to this register, a simulated interrupt may be initiated.
The CMIE bit (PIE1<6>) and the PEIE bit (INTCON<6>) must be set to enable the interrupt. In addition, the GIE bit must also be set. If any of these bits are clear, the interrupt is not enabled, though the CMIF bit will still be set if an interrupt condition occurs.
The user, in the interrupt service routine, can clear the interrupt in the following manner:
a) Any read or write of CMCON. This will end the
mismatch condition.
b) Clear flag bit CMIF. A mismatch condition will continue to set flag bit CMIF.
Reading CMCON will end the mismatch condition, and allow flag bit CMIF to be cleared.
7.7 Comparator Operation During SLEEP
When a comparator is active and the device is placed in SLEEP mode, the comparator remains active and the interrupt is functional if enabled. This interrupt will
Note: If a change in the CMCON register
(C1OUT or C2OUT) should occur when a read operation is being executed (start of the Q2 cycle), then the CMIF (PIR1<6>) interrupt flag may not get set.
wake up the device from SLEEP mode when enabled. While the comparator is powered-up, higher sleep currents than shown in the power down current specification will occur. Each comparator that is operational will consume additional current as shown in the comparator specifications. To minimize power consumption while in SLEEP mode, turn off the comparators, CM<2:0> = 111, before entering sleep. If the device wakes-up from sleep, the contents of the CMCON register are not affected.
7.8 Effects of a RESET
A device reset forces the CMCON register to its reset state. This forces the comparator module to be in the comparator reset mode, CM2:CM0 = 000. This ensures that all potential inputs are analog inputs. Device current is minimized when analog inputs are present at reset time. The comparators will be powered-down during the reset interval.
7.9 Analog Input Connection
Considerations
A simplified circuit for an analog input is shown in Figure 7-5. Since the analog pins are connected to a digital output, they have reverse biased diodes to V
DD
and VSS. The analog input therefore, must be between V
SS and VDD. If the input voltage deviates from this
range by more than 0.6V in either direction, one of the diodes is forward biased and a latch-up may occur. A maximum source impedance of 10 k is recommended for the analog sources. Any external component connected to an analog input pin, such as a capacitor or a Zener diode, should have very little leakage current.
FIGURE 7-5: ANALOG INPUT MODEL
VA
R
S
AIN
CPIN
5 pF
V
DD
VT = 0.6V
V
T = 0.6V
R
C < 10K
I
LEAKAGE
±500 nA
V
SS
Legend CPIN = Input Capacitance
V
T = Threshold Voltage
I
LEAKAGE = Leakage Current At The Pin Due To Various Junctions
R
IC = Interconnect Resistance
R
S = Source Impedance
VA = Analog Voltage
PIC16C62X(A)
DS30235F-page 42 Preliminary 1997 Microchip Technology Inc.
TABLE 7-1: REGISTERS ASSOCIATED WITH COMPARATOR MODULE
Note: x = Unknown
- = Unimplemented, read as "0"
Address Name Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0
Value on
POR / BOR
Value on
All Other
Resets
1Fh CMCON C2OUT C1OUT CIS CM2 CM1 CM0 00-- 0000 00-- 0000 9Fh VRCON VREN VROE VRR VR3 VR2 VR1 VR0 000- 0000 000- 0000 0Bh INTCON GIE PEIE T0IE INTE RBIE T0IF INTF RBIF 0000 000x 0000 000x 0Ch PIR1 CMIF -0-- ---- -0-- ---- 8Ch PIE1 CMIE -0-- ---- -0-- ---- 85h TRISA TRISA4 TRISA3 TRISA2 TRISA1 TRISA0 ---1 1111 ---1 1111
1997 Microchip Technology Inc. Preliminary DS30235F-page 43
PIC16C62X(A)
8.0 VOLTAGE REFERENCE MODULE
The Voltage Reference is a 16-tap resistor ladder network that provides a selectable voltage reference. The resistor ladder is segmented to provide two ranges of V
REF values and has a power-down function to
conserve power when the reference is not being used. The VRCON register controls the operation of the reference as shown in Figure 8-1. The block diagr am is given in Figure 8-2.
8.1 Configuring the Voltage Reference
The Voltage Reference can output 16 distinct voltage levels for each range.
The equations used to calculate the output of the Voltage Reference are as follows:
if V
RR = 1: VREF = (VR<3:0>/24) x VDD
if VRR = 0: VREF = (VDD x 1/4) + (VR<3:0>/32) x VDD
The setting time of the Voltage Reference must be considered when changing the V
REF output
(Table 12-2). Example 8-1 shows an example of how to configure the Voltage Reference for an output voltage of 1.25V with V
DD = 5.0V.
FIGURE 8-1: VRCON REGISTER(ADDRESS 9Fh)
FIGURE 8-2: VOLTAGE REFERENCE BLOCK DIAGRAM
R/W-0 R/W-0 R/W-0 U-0 R/W-0 R/W-0 R/W-0 R/W-0
V
REN VROE VRR VR3 VR2 VR1 VR0 R = Readable bit
W =Writable bit U = Unimplemented bit,
read as ‘0’
- n =Value at POR reset
bit7 bit0
bit 7: V
REN: VREF Enable
1 = V
REF circuit powered on
0 = V
REF circuit powered down, no IDD drain
bit 6: V
ROE: VREF Output Enable
1 = V
REF is output on RA2 pin
0 = V
REF is disconnected from RA2 pin
bit 5: V
RR: VREF Range selection
1 = Low Range
0 = High Range bit 4: Unimplemented: Read as '0' bit 3-0: V
R<3:0>: VREF value selection 0 VR [3:0] 15
when V
RR = 1: VREF = (VR<3:0>/ 24) * VDD
when VRR = 0: VREF = 1/4 * VDD + (VR<3:0>/ 32) * VDD
Note: R is defined in Table 12-3.
VRR
8R
V
R3
VR0
(From VRCON<3:0>)
16-1 Analog Mux
8R
R
R
R
R
VREN
VREF
16 Stages
PIC16C62X(A)
DS30235F-page 44 Preliminary 1997 Microchip Technology Inc.
EXAMPLE 8-1: VOLTAGE REFERENCE
CONFIGURATION
8.2 V
oltage Reference Accuracy/Error
The full range of VSS to VDD cannot be realized due to the construction of the module. The transistors on the top and bottom of the resistor ladder network (Figure 8-2) keep V
REF from approaching VSS or VDD.
The Voltage Reference is V
DD derived and therefore,
the V
REF output changes with fluctuations in VDD. The
absolute accuracy of the Voltage Reference can be found in Table 12-3.
8.3 Operation During Sleep
When the device wakes up from sleep through an interrupt or a Watchdog Timer time-out, the contents of the VRCON register are not affected. To minimize current consumption in SLEEP mode, the Voltage Reference should be disabled.
MOVLW 0x02 ; 4 Inputs Muxed MOVWF CMCON ; to 2 comps. BSF STATUS,RP0 ; go to Bank 1 MOVLW 0x07 ; RA3-RA0 are MOVWF TRISA ; outputs MOVLW 0xA6 ; enable VREF MOVWF VRCON ; low range
; set VR<3:0>=6
BCF STATUS,RP0 ; go to Bank 0 CALL DELAY10 ; 10µs delay
8.4 Effects of a Reset
A device reset disables the Voltage Reference by clear­ing bit V
REN (VRCON<7>). This reset also disconnects
the reference from the RA2 pin by clearing bit V
ROE
(VRCON<6>) and selects the high voltage range by clearing bit V
RR (VRCON<5>). The VREF value select
bits, VRCON<3:0>, are also cleared.
8.5 Connection Considerations
The Voltage Reference Module operates independently of the comparator module. The output of the reference generator may be connected to the RA2 pin if the TRISA<2> bit is set and the V
ROE bit, VRCON<6>, is
set. Enabling the Voltage Reference output onto the RA2 pin with an input signal present will increase cur­rent consumption. Connecting RA2 as a digital output with V
REF enabled will also increase current consump-
tion. The RA2 pin can be used as a simple D/A output with
limited drive capability. Due to the limited drive capability, a buffer must be used in conjunction with the V oltage Reference output for external connections to V
REF. Figure 8-3 shows an example buffering
technique.
FIGURE 8-3: VOLTAGE REFERENCE OUTPUT BUFFER EXAMPLE
TABLE 8-1: REGISTERS ASSOCIATED WITH VOLTAGE REFERENCE
Note: - = Unimplemented, read as "0"
Address Name Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0
Value On
POR / BOR
Value On All Other
Resets
9Fh VRCON VREN VROE VRR VR3 VR2 VR1 VR0 000- 0000 000- 0000 1Fh CMCON C2OUT C1OUT CIS CM2 CM1 CM0 00-- 0000 00-- 0000 85h TRISA TRISA4 TRISA3 TRISA2 TRISA1 TRISA0 ---1 1111 ---1 1111
VREF Output
+ –
VREF
Module
Voltage
Reference
Output
Impedance
R
(1)
RA2
Note 1: R is dependent upon the Voltage Reference Configuration VRCON<3:0> and VRCON<5>.
1997 Microchip Technology Inc. Preliminary DS30235F-page 45
PIC16C62X(A)
9.0 SPECIAL FEATURES OF THE CPU
What sets a microcontroller apart from other processors are special circuits to deal with the needs of real time applications. The PIC16C62X(A) family has a host of such features intended to maximize system reliability, minimize cost through elimination of external components, provide power saving operating modes and offer code protection.
These are:
1. OSC selection
2. Reset
Power-on Reset (POR) Power-up Timer (PWRT) Oscillator Start-Up Timer (OST) Brown-out Reset (BOR)
3. Interrupts
4. Watchdog Timer (WDT)
5. SLEEP
6. Code protection
7. ID Locations
8. In-circuit serial programming
The PIC16C62X(A) has a Watchdog Timer which is controlled by configuration bits. It runs off its own RC oscillator for added reliability. There are two timers that offer necessary delays on power-up. One is the Oscillator Start-up Timer (OST), intended to keep the chip in reset until the crystal oscillator is stable. The other is the Power-up Ttimer (PWRT), which provides a fixed delay of 72 ms (nominal) on power-up only, designed to keep the part in reset while the power supply stabilizes. There is also circuitry to reset the device if a brown-out occurs which provides at least a 72 ms reset. With these three functions on-chip, most applications need no external reset circuitry.
The SLEEP mode is designed to offer a very low current power-down mode. The user can wak e-up from SLEEP through external reset, Watchdog Timer wake-up or through an interrupt. Several oscillator options are also made available to allow the part to fit the application. The RC oscillator option saves system cost while the LP crystal option saves power. A set of configuration bits are used to select various options.
PIC16C62X(A)
DS30235F-page 46 Preliminary 1997 Microchip Technology Inc.
9.1 Configuration Bits
The configuration bits can be programmed (read as '0') or left unprogrammed (read as '1') to select various device configurations. These bits are mapped in program memory location 2007h.
The user will note that address 2007h is beyond the user program memory space. In fact, it belongs to the special test/configuration memory space (2000h – 3FFFh), which can be accessed only during programming.
FIGURE 9-1: CONFIGURATION WORD
CP1
CP0
(2)
CP1
CP0
(2)
CP1
CP0
(2)
BODE
(1)
CP1
CP0
(2)
PWRTE
(1)
WDTE F0SC1 F0SC0
CONFIG Address REGISTER: 2007h
bit13 bit0
bit 13-8 CP<1:0>: Code protection bits
(2)
5-4: Code protection for 2K program memory
11 = Program memory code protection off 10 = 0400h-07FFh code protected 01 = 0200h-07FFh code protected 00 = 0000h-07FFh code protected
Code protection for 1K program memory
11 = Program memory code protection off 10 =Program memory code protection on 01 = 0200h-03FFh code protected 00 = 0000h-03FFh code protected
Code protection for 0.5K program memory
11 = Program memory code protection off 10 = Program memory code protection of 01 = Program memory code protection of 00 = 0000h-01FFh code protected
bit 7: Unimplemented: Read as '1' bit 6: BODEN: Brown-out Reset Enable bit
(1)
1 = BOR enabled 0 = BOR disabled
bit 3: PWRTE: Power-up Timer Enable bit
(1)
1 = PWRT disabled 0 = PWRT enabled
bit 2: WDTE: Watchdog Timer Enable bit
1 = WDT enabled 0 = WDT disabled
bit 1-0: FOSC1:FOSC0: Oscillator Selection bits
11 = RC oscillator 10 = HS oscillator 01 = XT oscillator 00 = LP oscillator
Note 1: Enabling Bro wn-out Reset automatically enables P o wer-up Timer (PWR T) regardless of the value of bit PWR TE. Ensure
the Power-up Timer is enabled anytime Brown-out Reset is enabled.
2: All of the CP1:CP0 pairs have to be given the same value to enable the code protection scheme listed.
1997 Microchip Technology Inc. Preliminary DS30235F-page 47
PIC16C62X(A)
9.2 Oscillator Configurations
9.2.1 OSCILLATOR TYPES
The PIC16C62X(A) can be operated in four different oscillator options. The user can program two configuration bits (FOSC1 and FOSC0) to select one of these four modes:
• LP Low Power Crystal
• XT Crystal/Resonator
• HS High Speed Crystal/Resonator
• RC Resistor/Capacitor
9.2.2 CRYSTAL OSCILLATOR / CERAMIC RESONATORS
In XT, LP or HS modes a crystal or ceramic resonator is connected to the OSC1 and OSC2 pins to establish oscillation (Figure 9-2). The PIC16C62X(A) oscillator design requires the use of a parallel cut crystal. Use of a series cut crystal may give a frequency out of the crystal manufacturers specifications. When in XT, LP or HS modes, the device can have an external clock source to drive the OSC1 pin (Figure 9-3).
FIGURE 9-2: CRYSTAL OPERATION
(OR CERAMIC RESONATOR) (HS, XT OR LP OSC CONFIGURATION)
FIGURE 9-3: EXTERNAL CLOCK INPUT
OPERATION (HS, XT OR LP OSC CONFIGURATION)
See Table 9-1 and Table 9-2 for recommended values of C1 and C2.
Note: A series resistor may be required for
AT strip cut crystals.
C1
C2
XTAL
OSC2
RS
OSC1
RF
SLEEP
To internal logic
PIC16C62X(A)
see Note
Clock from ext. system
PIC16C62X(A)
OSC1
OSC2
Open
TABLE 9-1: CAPACITOR SELECTION
FOR CERAMIC RESONATORS (PRELIMINARY)
T ABLE 9-2: CAPACITOR SELECTION
FOR CRYSTAL OSCILLATOR (PRELIMINARY)
Ranges Characterized:
Mode Freq OSC1(C1) OSC2(C2)
XT 455 kHz
2.0 MHz
4.0 MHz
22 - 100 pF
15 - 68 pF 15 - 68 pF
22 - 100 pF
15 - 68 pF 15 - 68 pF
HS 8.0 MHz
16.0 MHz
10 - 68 pF 10 - 22 pF
10 - 68 pF 10 - 22 pF
Higher capacitance increases the stability of the oscillator but also increases the start-up time. These values are for design guidance only. Since each resonator has its own characteristics, the user should consult the resonator man­ufacturer for appropriate values of external components.
Resonators to be Characterized:
455 kHz Panasonic EFO-A455K04B ±0.3%
2.0 MHz Murata Erie CSA2.00MG ±0.5%
4.0 MHz Murata Erie CSA4.00MG ±0.5%
8.0 MHz Murata Erie CSA8.00MT ±0.5%
16.0 MHz Murata Erie CSA16.00MX ±0.5% All resonators used did not have built-in capacitors.
Mode Freq OSC1(C1) OSC2(C2)
LP
32 kHz
200 kHz
68 - 100 pF
15 - 30 pF
68 - 100 pF
15 - 30 pF
XT
100 kHz
2 MHz 4 MHz
68 - 150 pF
15 - 30 pF 15 - 30 pF
150 - 200 pF
15 - 30 pF 15 - 30 pF
HS
8 MHz 10 MHz 20 MHz
15 - 30 pF 15 - 30 pF 15 - 30 pF
15 - 30 pF 15 - 30 pF 15 - 30 pF
Higher capacitance increases the stability of the oscillator but also increases the start-up time. These values are for design guidance only. Rs may be required in HS mode as well as XT mode to avoid overdriving crystals with low drive level specification. Since each crystal has its own characteristics, the user should consult the crystal manu­facturer for appropriate values of external components.
Crystals to be Characterized:
32.768 kHz Epson C-001R32.768K-A ± 20 PPM 100 kHz Epson C-2 100.00 KC-P ± 20 PPM 200 kHz STD XTL 200.000 kHz ± 20 PPM
2.0 MHz ECS ECS-20-S-2 ± 50 PPM
4.0 MHz ECS ECS-40-S-4 ± 50 PPM
10.0 MHz ECS ECS-100-S-4 ± 50 PPM
20.0 MHz ECS ECS-200-S-4 ± 50 PPM
PIC16C62X(A)
DS30235F-page 48 Preliminary 1997 Microchip Technology Inc.
9.2.3 EXTERNAL CRYSTAL OSCILLATOR CIRCUIT
Either a prepackaged oscillator can be used or a simple oscillator circuit with TTL gates can be built. Prepackaged oscillators provide a wide operating range and better stability. A well-designed crystal oscillator will provide good performance with TTL gates. Two types of crystal oscillator circuits can be used; one with series resonance, or one with parallel resonance.
Figure 9-4 shows implementation of a parallel resonant oscillator circuit. The circuit is designed to use the fundamental frequency of the crystal. The 74AS04 inverter performs the 180° phase shift that a parallel oscillator requires. The 4.7 k resistor provides the negative feedback for stability. The 10 k potentiometers bias the 74AS04 in the linear region. This could be used for external oscillator designs.
FIGURE 9-4: EXTERNAL PARALLEL
RESONANT CRYSTAL OSCILLATOR CIRCUIT
Figure 9-5 shows a series resonant oscillator circuit. This circuit is also designed to use the fundamental frequency of the crystal. The inverter performs a 180° phase shift in a series resonant oscillator circuit. The 330 k resistors provide the negative feedback to bias the inverters in their linear region.
FIGURE 9-5: EXTERNAL SERIES
RESONANT CRYSTAL OSCILLATOR CIRCUIT
20 pF
+5V
20 pF
10k
4.7k
10k
74AS04
XTAL
10k
74AS04
PIC16C62X(A)
CLK
IN
To other Devices
330 k
74AS04
74AS04
PIC16C62X
CLKIN
To other Devices
XTAL
330 k
74AS04
0.1 µF
9.2.4 RC OSCILLATOR For timing insensitive applications the “RC” device
option offers additional cost savings. The RC oscillator frequency is a function of the supply voltage, the resistor (Rext) and capacitor (Cext) values, and the operating temperature. In addition to this, the oscillator frequency will vary from unit to unit due to normal process parameter variation. Furthermore, the difference in lead frame capacitance between package types will also affect the oscillation frequency, especially for low Cext values. The user also needs to take into account variation due to tolerance of external R and C components used. Figure 9-6 shows how the R/C combination is connected to the PIC16C62X(A). For Rext values below 2.2 kΩ, the oscillator operation may become unstable, or stop completely. For very high Rext values (e.g., 1 M), the oscillator becomes sensitive to noise, humidity and leakage. Thus, we recommend to keep Rext between 3 k and 100 kΩ.
Although the oscillator will operate with no external capacitor (Cext = 0 pF), we recommend using values above 20 pF for noise and stability reasons. With no or small external capacitance, the oscillation frequency can vary dramatically due to changes in external capacitances, such as PCB trace capacitance or package lead frame capacitance.
See Section 13.0 for RC frequency variation from part to part due to normal process variation. The v ariation is larger for larger R (since leakage current variation will affect RC frequency more for large R) and f or smaller C (since variation of input capacitance will affect RC fre­quency more).
See Section 13.0 for variation of oscillator frequency due to V
DD for given Rext/Cext values as well as
frequency variation due to operating temperature for given R, C, and V
DD values.
The oscillator frequency, divided by 4, is available on the OSC2/CLKOUT pin, and can be used for test purposes or to synchronize other logic (Figure 3-2 for waveform).
FIGURE 9-6: RC OSCILLATOR MODE
OSC2/CLKOUT
Cext
Rext
V
DD
PIC16C62X(A)
OSC1
Fosc/4
Internal Clock
VDD
1997 Microchip Technology Inc. Preliminary DS30235F-page 49
PIC16C62X(A)
9.3 Reset
The PIC16C62X(A) differentiates between various kinds of reset:
a) Power-on reset (POR) b) MCLR
reset during normal operation
c) MCLR
reset during SLEEP d) WDT reset (normal operation) e) WDT wake-up (SLEEP) f) Brown-out Reset (BOR)
Some registers are not affected in any reset condition; their status is unknown on POR and unchanged in any other reset. Most other registers are reset to a “reset
state” on Power-on reset, on MCLR
or WDT reset and
on MCLR
reset during SLEEP. They are not aff ected b y a WDT wak e-up , since this is vie wed as the resumption of normal operation. T
O and PD bits are set or cleared differently in different reset situations as indicated in Table 9-4. These bits are used in software to determine the nature of the reset. See Table 9-6 for a full descrip­tion of reset states of all registers.
A simplified block diagram of the on-chip reset circuit is shown in Figure 9-7.
The MCLR
reset path has a noise filter to detect and ignore small pulses. See Table 12-6 for pulse width specification.
FIGURE 9-7: SIMPLIFIED BLOCK DIAGRAM OF ON-CHIP RESET CIRCUIT
S
R
Q
External
Reset
MCLR/
V
DD
OSC1/
WDT
Module
V
DD rise
detect
OST/PWRT
On-chip
(1)
RC OSC
WDT
Time-out
Power-on Reset
OST
PWRT
Chip_Reset
10-bit Ripple-counter
Reset
Enable OST
Enable PWRT
SLEEP
See Table 9-3 for time-out situations.
Note 1: This is a separate oscillator from the RC oscillator of the CLKIN pin.
Brown-out
Reset
BODEN
CLKIN
Pin
VPP Pin
10-bit Ripple-counter
PIC16C62X(A)
DS30235F-page 50 Preliminary 1997 Microchip Technology Inc.
9.4 Power-on Reset (POR), Power-up Timer (PWRT), Oscillator Start-up Timer (OST) and Brown-out Reset (BOR)
9.4.1 POWER-ON RESET (POR)
A Power-on Reset pulse is generated on-chip when V
DD rise is detected (in the range of 1.6 V – 1.8 V). To
take advantage of the POR, just tie the MCLR
pin
directly (or through a resistor) to V
DD. This will eliminate
external RC components usually needed to create Power-on Reset. A maximum rise time for V
DD is
required. See Electrical Specifications for details. The POR circuit does not produce internal reset when
V
DD declines.
When the device starts normal operation (exits the reset condition), device operating parameters (voltage , frequency, temperature, etc.) must be met to ensure operation. If these conditions are not met, the device must be held in reset until the operating conditions are met.
For additional information, refer to Application Note AN607 “Power-up Trouble Shooting”.
9.4.2 POWER-UP TIMER (PWRT)
The Power-up Timer provides a fixed 72 ms (nominal) time-out on power-up only, from POR or Brown-out Reset. The Power-up Timer operates on an internal RC oscillator. The chip is kept in reset as long as PWRT is active. The PWRT delay allows the V
DD to rise to an
acceptable level. A configuration bit, PW
RTE can
disable (if set) or enable (if cleared or programmed) the Power-up Timer . The P o wer-up Timer should alw ays be enabled when Brown-out Reset is enabled.
The Power-Up Time delay will vary from chip to chip and due to V
DD, temperature and process variation.
See DC parameters for details.
9.4.3 OSCILLATOR START-UP TIMER (OST) The Oscillator Start-Up Timer (OST) provides a 1024
oscillator cycle (from OSC1 input) delay after the PWRT delay is over. This ensures that the crystal oscillator or resonator has started and stabilized.
The OST time-out is invoked only for XT, LP and HS modes and only on power-on reset or wake-up from SLEEP.
9.4.4 BROWN-OUT RESET (BOR) The PIC16C62X(A) members have on-chip Brown-out
Reset circuitry. A configuration bit, BODEN, can dis­able (if clear/programmed) or enable (if set) the Brown-out Reset circuitry. If V
DD falls below 4.0V refer
to V
BOR
parameter D005(V
BOR
) for greater than parameter (TBOR) in Table 12-6, the brown-out situa­tion will reset the chip. A reset is not guaranteed to occur if V
DD falls below 4.0V for less than parameter
(TBOR). The chip will remain in Brown-out Reset until V
DD rises above BVDD. The P o wer-up Timer will now be
invoked and will keep the chip in reset an additional 72 ms. If V
DD drops below BVDD while the Power-up
Timer is running, the chip will go back into a Brown-out Reset and the Power-up Timer will be initialized. Once V
DD rises above BVDD, the Power-Up Timer will exe-
cute a 72 ms reset. The Power-up Timer should always be enabled when Brown-out Reset is enabled. Figure 9-8 shows typical Brown-out situations.
FIGURE 9-8: BROWN-OUT SITUATIONS
72 ms
BV
DD Max.
BV
DD Min.
V
DD
Internal
Reset
BVDD Max. BV
DD Min.
V
DD
Internal
Reset
72 ms
<72 ms
72 ms
BVDD Max. BV
DD Min.
V
DD
Internal
Reset
1997 Microchip Technology Inc. Preliminary DS30235F-page 51
PIC16C62X(A)
9.4.5 TIME-OUT SEQUENCE On power-up the time-out sequence is as follows: First
PWRT time-out is invok ed after POR has e xpired. Then OST is activated. The total time-out will vary based on oscillator configuration and P
WRTE bit status. For
example, in RC mode with PW
RTE bit erased (PWRT disabled), there will be no time-out at all. Figure 9-9, Figure 9-10 and Figure 9-11 depict time-out sequences.
Since the time-outs occur from the POR pulse, if MCLR is kept low long enough, the time-outs will expire . Then bringing MCLR
high will begin execution immediately (see Figure 9-10). This is useful for testing purposes or to synchronize more than one PIC16C62X(A) device operating in parallel.
Table 9-5 shows the reset conditions for some special registers, while T ab le 9-6 shows the reset conditions for all the registers.
9.4.6 POWER CONTROL/STATUS REGISTER (PCON)
The power control/status register, PCON (address 8Eh) has two bits.
Bit0 is BO
(Brown-out). BO is unknown on power-on-reset. It must then be set by the user and checked on subsequent resets to see if BO
= 0 indicating that a brown-out has occurred. The BO status bit is a don’t care and is not necessarily predictable if the brown-out circuit is disabled (by setting BODEN bit = 0 in the Configuration word).
Bit1 is POR
(Power-on-reset). It is a ‘0’ on power-on-reset and unaffected otherwise. The user must write a ‘1’ to this bit following a power-on-reset. On a subsequent reset if POR
is ‘0’, it will indicate that
a power-on-reset must have occurred (V
DD may have
gone too low).
TABLE 9-3: TIME-OUT IN VARIOUS SITUATIONS
TABLE 9-4: STATUS BITS AND THEIR SIGNIFICANCE
Oscillator Configuration
Power-up
Brown-out Reset
Wake-up
from SLEEP
PWR
TE = 0 PWRTE = 1
XT, HS, LP 72 ms + 1024 TOSC 1024 TOSC 72 ms + 1024 TOSC 1024 TOSC
RC 72 ms 72 ms
POR
BOR TO PD
0 X 1 1
Power-on-reset
0 X 0 X
Illegal, TO is set on POR
0 X X 0
Illegal, PD is set on POR
1 0 X X
Brown-out Reset
1 1 0 1
WDT Reset
1 1 0 0
WDT Wake-up
1 1 u u
MCLR reset during normal operation
1 1 1 0
MCLR reset during SLEEP
PIC16C62X(A)
DS30235F-page 52 Preliminary 1997 Microchip Technology Inc.
TABLE 9-5: INITIALIZATION CONDITION FOR SPECIAL REGISTERS
TABLE 9-6: INITIALIZATION CONDITION FOR REGISTERS
Condition
Program
Counter
STATUS
Register
PCON
Register
Power-on Reset 000h
0001 1xxx ---- --0x
MCLR reset during normal operation 000h
0001 1uuu ---- --uu
MCLR reset during SLEEP 000h
0001 0uuu ---- --uu
WDT reset 000h
0000 1uuu ---- --uu
WDT Wake-up PC + 1
uuu0 0uuu ---- --uu
Brown-out Reset 000h
0001 1uuu ---- --u0
Interrupt Wake-up from SLEEP PC + 1
(1)
uuu1 0uuu ---- --uu
Legend: u = unchanged, x = unknown, - = unimplemented bit, reads as ‘0’. Note 1: When the wake-up is due to an interrupt and global enable bit, GIE is set, the PC is loaded with the interrupt vector
(0004h) after execution of PC+1.
Register Address Power-on Reset
• MCLR Reset during normal operation
• MCLR Reset during SLEEP
• WDT Reset
• Brown-out Reset
(1)
• Wake up from SLEEP through interrupt
• Wake up from SLEEP through WDT time-out
W -
xxxx xxxx uuuu uuuu uuuu uuuu
INDF 00h
- - -
TMR0 01h
xxxx xxxx uuuu uuuu uuuu uuuu
PCL 02h
0000 0000 0000 0000 PC + 1
(3)
STATUS 03h
0001 1xxx 000q quuu
(4)
uuuq quuu
(4)
FSR 04h
xxxx xxxx uuuu uuuu uuuu uuuu
PORTA 05h
---x xxxx ---u uuuu ---u uuuu
PORTB 06h
xxxx xxxx uuuu uuuu uuuu uuuu
CMCON 1Fh
00-- 0000 00-- 0000 uu-- uuuu
PCLATH 0Ah
---0 0000 ---0 0000 ---u uuuu
INTCON 0Bh
0000 000x 0000 000x uuuu uuuu
(2)
PIR1 0Ch
-0-- ---- -0-- ---- -u-- ----
(2)
OPTION 81h
1111 1111 1111 1111 uuuu uuuu
TRISA 85h
---1 1111 ---1 1111 ---u uuuu
TRISB 86h
1111 1111 1111 1111 uuuu uuuu
PIE1 8Ch
-0-- ---- -0-- ---- -u-- ----
PCON 8Eh
---- --0x ---- --uq
(1)
---- --uu
VRCON 9Fh
000- 0000 000- 0000 uuu- uuuu
Legend: u = unchanged, x = unknown, - = unimplemented bit, reads as ‘0’,q = value depends on condition.
Note 1: If VDD goes too low, Power-on Reset will be activated and registers will be affected differently.
2: One or more bits in INTCON, PIR1 and/or PIR2 will be affected (to cause wake-up). 3: When the wake-up is due to an interrupt and the GIE bit is set, the PC is loaded with the interrupt
vector (0004h).
4: See Table 9-5 for reset value for specific condition.
1997 Microchip Technology Inc. Preliminary DS30235F-page 53
PIC16C62X(A)
FIGURE 9-9: TIME-OUT SEQUENCE ON POWER-UP (MCLR NOT TIED TO VDD): CASE 1
FIGURE 9-10: TIME-OUT SEQUENCE ON POWER-UP (MCLR NOT TIED TO VDD): CASE 2
FIGURE 9-11: TIME-OUT SEQUENCE ON POWER-UP (MCLR
TIED TO VDD)
TPWRT
TOST
VDD
MCLR
INTERNAL POR
PWR
T TIME-OUT
OST TIME-OUT
INTERNAL RESET
VDD
MCLR
INTERNAL POR
PWR
T TIME-OUT
OST TIME-OUT
INTERNAL RESET
TPWRT
TOST
TPWRT
TOST
VDD
MCLR
INTERNAL POR
PWR
T TIME-OUT
OST TIME-OUT
INTERNAL RESET
PIC16C62X(A)
DS30235F-page 54 Preliminary 1997 Microchip Technology Inc.
FIGURE 9-12: EXTERNAL POWER-ON
RESET CIRCUIT (FOR SLOW VDD POWER-UP)
Note 1: External power-on reset circuit is required
only if V
DD power-up slope is too slow.
The diode D helps discharge the capaci­tor quickly when V
DD powers down.
2: < 40 k is recommended to make sure
that voltage drop across R does not vio­late the device’s electrical specification.
3: R1 = 100 to 1 k will limit any current
flowing into MCLR
from external capaci-
tor C in the event of MCLR
/VPP pin break­down due to Electrostatic Discharge (ESD) or Electrical Overstress (EOS).
C
R1
R
D
V
DD
MCLR
PIC16C62X(A)
VDD
FIGURE 9-13: EXTERNAL BROWN-OUT
PROTECTION CIRCUIT 1
FIGURE 9-14: EXTERNAL BROWN-OUT
PROTECTION CIRCUIT 2
Note 1: This circuit will activate reset when VDD
goes below (Vz + 0.7V) where Vz = Zener voltage.
2: Internal Brown-out Reset circuitry
should be disabled when using this cir­cuit.
VDD
33k
10k
40k
V
DD
MCLR
PIC16C62X(A)
Note 1: This brown-out circuit is less expensive ,
albeit less accurate. Transistor Q1 turns off when V
DD is below a certain level
such that:
2: Internal brown-out detection should be
disabled when using this circuit.
3: Resistors should be adjusted for the
characteristics of the transistor.
VDD x
R1
R1 + R2
= 0.7 V
VDD
R2
40k
VDD
MCLR
PIC16C62X(A)
R1
Q1
1997 Microchip Technology Inc. Preliminary DS30235F-page 55
PIC16C62X(A)
9.5 Interrupts
The PIC16C62X(A) has 4 sources of interrupt:
• External interrupt RB0/INT
• TMR0 overflow interrupt
• PortB change interrupts (pins RB7:RB4)
• Comparator interrupt The interrupt control register (INTCON) records
individual interrupt requests in flag bits. It also has individual and global interrupt enable bits.
A global interrupt enable bit, GIE (INTCON<7>) enables (if set) all un-masked interrupts or disables (if cleared) all interrupts. Individual interrupts can be disabled through their corresponding enable bits in INTCON register. GIE is cleared on reset.
The “return from interrupt” instruction,
RETFIE, exits
interrupt routine as well as sets the GIE bit, which re-enable RB0/INT interrupts.
The INT pin interrupt, the RB port change interrupt and the TMR0 overflow interrupt flags are contained in the INTCON register.
The peripheral interrupt flag is contained in the special register PIR1. The corresponding interrupt enable bit is contained in special registers PIE1.
When an interrupt is responded to, the GIE is cleared to disable any further interrupt, the return address is pushed into the stack and the PC is loaded with 0004h. Once in the interrupt service routine the source(s) of
the interrupt can be determined by polling the interrupt flag bits. The interrupt flag bit(s) must be cleared in soft­ware before re-enabling interrupts to avoid RB0/INT recursive interrupts.
For external interrupt events, such as the INT pin or PORTB change interrupt, the interrupt latency will be three or four instruction cycles. The exact latency depends when the interrupt event occurs (Figure 9-16). The latency is the same for one or two cycle instructions. Once in the interrupt service routine the source(s) of the interrupt can be determined by polling the interrupt flag bits. The interrupt flag bit(s) must be cleared in software before re-enabling interrupts to avoid multiple interrupt requests. Individual interrupt flag bits are set regardless of the status of their corresponding mask bit or the GIE bit.
Note 1: Individual interrupt flag bits are set
regardless of the status of their corresponding mask bit or the GIE bit.
2: When an instruction that clears the GIE
bit is executed, any interrupts that were pending for execution in the next cycle are ignored. The CPU will execute a NOP in the cycle immediately following the instruction which clears the GIE bit. The interrupts which were ignored are still pending to be serviced when the GIE bit is set again.
FIGURE 9-15: INTERRUPT LOGIC
RBIF RBIE
T0IF
T0IE
INTF INTE
GIE
PEIE
Wake-up
(If in SLEEP mode)
Interrupt to CPU
CMIE
CMIF
PIC16C62X(A)
DS30235F-page 56 Preliminary 1997 Microchip Technology Inc.
9.5.1 RB0/INT INTERRUPT External interrupt on RB0/INT pin is edge triggered:
either rising if INTEDG bit (OPTION<6>) is set, or fall­ing, if INTEDG bit is clear. When a valid edge appears on the RB0/INT pin, the INTF bit (INTCON<1>) is set. This interrupt can be disabled by clearing the INTE control bit (INTCON<4>). The INTF bit must be cleared in software in the interrupt service routine before re-enabling this interrupt. The RB0/INT interrupt can wake-up the processor from SLEEP, if the INTE bit was set prior to going into SLEEP. The status of the GIE bit decides whether or not the processor branches to the interrupt vector following wake-up. See Section 9.8 for details on SLEEP and Figure 9-19 for timing of wake-up from SLEEP through RB0/INT interrupt.
9.5.2 TMR0 INTERRUPT An overflow (FFh 00h) in the TMR0 register will
set the T0IF (INTCON<2>) bit. The interrupt can be enabled/disabled by setting/clearing T0IE (INTCON<5>) bit. For operation of the Timer0 module, see Section 6.0.
9.5.3 PORTB INTERRUPT An input change on PORTB <7:4> sets the RBIF
(INTCON<0>) bit. The interrupt can be enabled/dis­abled by setting/clearing the RBIE (INTCON<4>) bit. For operation of PORTB (Section 5.2).
9.5.4 COMPARATOR INTERRUPT See Section 7.6 for complete description of comparator
interrupts.
Note: If a change on the I/O pin should occur
when the read operation is being executed (start of the Q2 cycle), then the RBIF inter­rupt flag may not get set.
FIGURE 9-16: INT PIN INTERRUPT TIMING
Q2Q1 Q3 Q4 Q2Q1 Q3 Q4 Q2Q1 Q3 Q4 Q2Q1 Q3 Q4 Q2Q1 Q3 Q4
OSC1
CLKOUT
INT pin
INTF flag (INTCON<1>)
GIE bit (INTCON<7>)
INSTR
UCTION FLOW
PC
Instruction fetched
Instruction executed
Interrupt Latency
PC
PC+1
PC+1
0004h
0005h
Inst (0004h)
Inst (0005h)
Dummy Cycle
Inst (PC)
Inst (PC+1)
Inst (PC-1)
Inst (0004h)
Dummy Cycle
Inst (PC)
1
4
5
1
Note
1: INTF flag is sampled here (every Q1). 2: Interrupt latency = 3-4 Tcy where Tcy = instruction cycle time.
Latency is the same whether Inst (PC) is a single cycle or a 2-cycle instruction. 3: CLKOUT is available only in RC oscillator mode. 4: For minimum width of INT pulse, refer to AC specs. 5: INTF is enabled to be set anytime during the Q4-Q1 cycles.
2
3
1997 Microchip Technology Inc. Preliminary DS30235F-page 57
PIC16C62X(A)
9.6 Context Saving During Interrupts
During an interrupt, only the return PC value is saved on the stack. Typically, users may wish to sa ve key reg­isters during an interrupt e.g. W register and STATUS register. This will have to be implemented in software.
Example 9-1 stores and restores the STATUS and W registers. The user register, W_TEMP, must be defined in both banks and must be defined at the same offset from the bank base address (i.e., W_TEMP is defined at 0x20 in Bank 0 and it must also be defined at 0xA0 in Bank 1). The user register, STATUS_TEMP, must be defined in Bank 0. The Example 9-1:
• Stores the W register
• Stores the STATUS register in Bank 0
• Executes the ISR code
• Restores the STATUS (and bank select bit register)
• Restores the W register
EXAMPLE 9-1: SAVING THE STATUS AND
W REGISTERS IN RAM
MOVWF W_TEMP ;copy W to temp register,
;could be in either bank SWAPF STATUS,W ;swap status to be saved into W BCF STATUS,RP0 ;change to bank 0 regardless
;of current bank MOVWF STATUS_TEMP ;save status to bank 0
;register
: : (ISR) :
SWAPF STATUS_TEMP,W ;swap STATUS_TEMP register
;into W, sets bank to original
;state MOVWF STATUS ;move W into STATUS register SWAPF W_TEMP,F ;swap W_TEMP SWAPF W_TEMP,W ;swap W_TEMP into W
9.7 Watchdog Timer (WDT)
The watchdog timer is a free running on-chip RC oscil­lator which does not require any external components. This RC oscillator is separate from the RC oscillator of the CLKIN pin. That means that the WDT will run, even if the clock on the OSC1 and OSC2 pins of the device has been stopped, for example, by execution of a
SLEEP instruction. During normal operation, a WDT
time-out generates a device RESET. If the device is in SLEEP mode, a WDT time-out causes the device to wake-up and continue with normal operation. The WDT can be permanently disabled by programming the con­figuration bit WDTE as clear (Section 9.1).
9.7.1 WDT PERIOD The WDT has a nominal time-out period of 18 ms, (with
no prescaler). The time-out periods vary with tempera­ture, V
DD
and process variations from part to part (see DC specs). If longer time-out periods are desired, a prescaler with a division ratio of up to 1:128 can be assigned to the WDT under software control by writing to the OPTION register. Thus, time-out periods up to
2.3 seconds can be realized. The
CLRWDT and SLEEP instructions clear the WDT
and the postscaler, if assigned to the WDT, and prevent it from timing out and generating a device RESET.
The T
O bit in the STATUS register will be cleared upon
a Watchdog Timer time-out.
9.7.2 WDT PROGRAMMING CONSIDERATIONS It should also be taken in account that under worst case
conditions (V
DD = Min., Temperature = Max., max.
WDT prescaler) it may take several seconds before a WDT time-out occurs.
PIC16C62X(A)
DS30235F-page 58 Preliminary 1997 Microchip Technology Inc.
FIGURE 9-17: WATCHDOG TIMER BLOCK DIAGRAM
FIGURE 9-18: SUMMARY OF WATCHDOG TIMER REGISTERS
Address Name Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0
2007h Config. bits
---
BODEN
CP1 CP0 PWRTE WDTE FOSC1 FOSC0
81h OPTION RBPU INTEDG T0CS T0SE PSA PS2 PS1 PS0 Legend: Shaded cells are not used by the Watchdog Timer.
Note:_ = Unimplemented location, read as “0”
+ = Reserved for future use
From TMR0 Clock Source (Figure 6-6)
To TMR0 (Figure 6-6)
Postscaler
Watchdog
Timer
M
U X
PSA
8 - to -1 MUX
PSA
WDT
Time-out
1
0
0 1
WDT
Enable Bit
PS<2:0>
Note: T0SE, T0CS, PSA, PS0-PS2 are bits in the OPTION register.
8
MUX
1997 Microchip Technology Inc. Preliminary DS30235F-page 59
PIC16C62X(A)
9.8 Power-Down Mode (SLEEP)
The Power-down mode is entered by executing a
SLEEP instruction.
If enabled, the Watchdog Timer will be cleared but keeps running, the PD
bit in the STATUS register is
cleared, the T
O bit is set, and the oscillator driver is turned off. The I/O ports maintain the status they had, before
SLEEP was executed (driving high, low, or
hi-impedance). For lowest current consumption in this mode, all I/O
pins should be either at V
DD, or VSS, with no external
circuitry drawing current from the I/O pin and the com­parators and V
REF should be disabled. I/O pins that are
hi-impedance inputs should be pulled high or low exter­nally to avoid switching currents caused by floating inputs. The T0CKI input should also be at V
DD or VSS
for lowest current consumption. The contribution from on chip pull-ups on PORTB should be considered.
The MCLR
pin must be at a logic high level (VIHMC).
9.8.1 WAKE-UP FROM SLEEP The device can wake-up from SLEEP through one of
the following events:
1. External reset input on MCLR
pin
2. Watchdog Timer Wake-up (if WDT was enab led)
3. Interrupt from RB0/INT pin, RB Port change, or
the Peripheral Interrupt (Comparator).
The first event will cause a device reset. The two latter events are considered a continuation of program exe­cution. The T
O and PD bits in the STATUS register can be used to determine the cause of device reset. PD bit, which is set on power-up is cleared when SLEEP is invoked. T
O bit is cleared if WDT Wake-up occurred.
When the
SLEEP instruction is being executed, the
next instruction (PC + 1) is pre-fetched. For the device to wake-up through an interrupt event, the correspond­ing interrupt enable bit must be set (enabled). Wak e-up is regardless of the state of the GIE bit. If the GIE bit is clear (disabled), the device continues execution at the instruction after the
SLEEP instruction. If the GIE bit is
set (enabled), the device executes the instruction after the
SLEEP instruction and then branches to the inter-
rupt address (0004h). In cases where the execution of the instruction following
SLEEP is not desirable, the
user should have an
NOP after the SLEEP instruction.
The WDT is cleared when the device wakes-up from sleep, regardless of the source of wake-up.
Note: It should be noted that a RESET generated
by a WDT time-out does not drive MCLR pin low.
Note: If the global interrupts are disabled (GIE is
cleared), but any interrupt source has both its interrupt enable bit and the correspond­ing interrupt flag bits set, the device will immediately wakeup from sleep. The sleep instruction is completely executed.
FIGURE 9-19: WAKE-UP FROM SLEEP THROUGH INTERRUPT
Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4
OSC1
CLKOUT(4)
INT pin
INTF flag (INTCON<1>)
GIE bit (INTCON<7>)
INSTR
UCTION FLOW
PC
Instruction fetched
Instruction executed
PC PC+1 PC+2
Inst(PC) = SLEEP
Inst(PC - 1)
Inst(PC + 1)
SLEEP
Processor in
SLEEP
Interrupt Latency
(Note 2)
Inst(PC + 2)
Inst(PC + 1)
Inst(0004h)
Inst(0005h)
Inst(0004h)
Dummy cycle
PC + 2 0004h 0005h
Dummy cycle
T
OST(2)
PC+2
Note 1: XT, HS or LP oscillator mode assumed.
2: T
OST = 1024TOSC (drawing not to scale) This delay will not be there for RC osc mode.
3: GIE = '1' assumed. In this case after wake- up, the processor jumps to the interrupt routine. If GIE = '0', execution will continue in-line. 4: CLKOUT is not available in these osc modes, but shown here for timing reference.
PIC16C62X(A)
DS30235F-page 60 Preliminary 1997 Microchip Technology Inc.
9.9 Code Protection
If the code protection bit(s) have not been programmed, the on-chip program memory can be read out for verification purposes.
9.10 ID Locations
Four memory locations (2000h-2003h) are designated as ID locations where the user can store checksum or other code-identification numbers. These locations are not accessible during normal execution but are readable and writable during program/verify. Only the least significant 4 bits of the ID locations are used.
Note: Microchip does not recommend code
protecting windowed devices.
9.11 In-Circuit Serial Programming
The PIC16C62X(A) microcontrollers can be serially programmed while in the end application circuit. This is simply done with two lines for clock and data, and three other lines for power, ground, and the programming voltage. This allows customers to manufacture boards with unprogrammed devices, and then program the microcontroller just before shipping the product. This also allows the most recent firmware or a custom firmware to be programmed.
The device is placed into a program/verify mode by holding the RB6 and RB7 pins low while raising the MCLR
(VPP) pin from VIL to VIHH (see programming specification). RB6 becomes the programming clock and RB7 becomes the programming data. Both RB6 and RB7 are Schmitt Trigger inputs in this mode.
After reset, to place the device into programming/verify mode, the program counter (PC) is at location 00h. A 6-bit command is then supplied to the device. Depending on the command, 14-bits of program data are then supplied to or from the device, depending if the command was a load or a read. F or complete details of serial programming, please refer to the PIC16C6X/7X/9XX Programming Specifications (Liter­ature #DS30228).
A typical in-circuit serial programming connection is shown in Figure 9-20.
FIGURE 9-20: TYPICAL IN-CIRCUIT SERIAL
PROGRAMMING CONNECTION
External Connector Signals
To Normal Connections
To Normal Connections
PIC16C62X(A)
V
DD
VSS MCLR/VPP
RB6
RB7
+5V
0V
VPP
CLK
Data I/O
VDD
1997 Microchip Technology Inc. Preliminary DS30235F-page 61
PIC16C62X(A)
10.0 INSTRUCTION SET SUMMARY
Each PIC16C62X(A) instruction is a 14-bit word divided into an OPCODE which specifies the instruc­tion type and one or more operands which further spec­ify the operation of the instruction. The PIC16C62X(A) instruction set summary in Table 10-2 lists byte-ori- ented, bit-oriented, and literal and control opera- tions. Table 10-1 shows the opcode field descriptions.
For byte-oriented instructions, 'f' represents a file register designator and 'd' represents a destination designator. The file register designator specifies which file register is to be used by the instruction.
The destination designator specifies where the result of the operation is to be placed. If 'd' is zero, the result is placed in the W register . If 'd' is one , the result is placed in the file register specified in the instruction.
For bit-oriented instructions, 'b' represents a bit field designator which selects the number of the bit affected by the operation, while 'f' represents the number of the file in which the bit is located.
For literal and control operations, 'k' represents an eight or eleven bit constant or literal value.
TABLE 10-1: OPCODE FIELD
DESCRIPTIONS
Field Description
f Register file address (0x00 to 0x7F) W Working register (accumulator) b Bit address within an 8-bit file register k Literal field, constant data or label x Don't care location (= 0 or 1)
The assembler will generate code with x = 0. It is the recommended form of use for compatibility with all Microchip software tools.
d Destination select; d = 0: store result in W,
d = 1: store result in file register f. Default is d = 1
label Label name
TOS Top of Stack
PC Program Counter
PCLATH
Program Counter High Latch
GIE Global Interrupt Enable bit WDT Watchdog Timer/Counter
TO Time-out bit PD Power-down bit
dest Destination either the W register or the specified
register file location
[ ] Options
( )
Contents
Assigned to
< >
Register bit field
In the set of
i
talics
User defined term (font is courier)
The instruction set is highly orthogonal and is grouped into three basic categories:
Byte-oriented operations
Bit-oriented operations
Literal and control operations All instructions are executed within one single
instruction cycle, unless a conditional test is true or the program counter is changed as a result of an instruction. In this case, the execution takes two instruction cycles with the second cycle executed as a NOP. One instruction cycle consists of four oscillator periods. Thus, for an oscillator frequency of 4 MHz, the normal instruction execution time is 1 µs. If a conditional test is true or the program counter is changed as a result of an instruction, the instruction execution time is 2 µs.
Table 10-1 lists the instructions recognized by the MPASM assembler.
Figure 10-1 shows the three general formats that the instructions can have.
All examples use the following format to represent a hexadecimal number:
0xhh
where h signifies a hexadecimal digit.
FIGURE 10-1: GENERAL FORMAT FOR
INSTRUCTIONS
Note: To maintain upward compatibility with
future PICmicro™ products, do not use
the
OPTION and TRIS instructions.
Byte-oriented file register operations
13 8 7 6 0
d = 0 for destination W
OPCODE d f (FILE #)
d = 1 for destination f f = 7-bit file register address
Bit-oriented file register operations
13 10 9 7 6 0
OPCODE b (BIT #) f (FILE #)
b = 3-bit bit address f = 7-bit file register address
Literal and control operations
13 8 7 0
OPCODE k (literal)
k = 8-bit immediate value
13 11 10 0
OPCODE k (literal) k = 11-bit immediate value
General
CALL and GOTO instructions only
PIC16C62X(A)
DS30235F-page 62 Preliminary 1997 Microchip Technology Inc.
TABLE 10-2: PIC16C62X(A) INSTRUCTION SET
Mnemonic, Operands
Description Cycles 14-Bit Opcode Status
Affected
Notes
MSb LSb
BYTE-ORIENTED FILE REGISTER OPERATIONS ADDWF
ANDWF CLRF CLRW COMF DECF DECFSZ INCF INCFSZ IORWF MOVF MOVWF NOP RLF RRF SUBWF SWAPF XORWF
f, d f, d f
­f, d f, d f, d f, d f, d f, d f, d f
­f, d f, d f, d f, d f, d
Add W and f AND W with f Clear f Clear W Complement f Decrement f Decrement f, Skip if 0 Increment f Increment f, Skip if 0 Inclusive OR W with f Move f Move W to f No Operation Rotate Left f through Carry Rotate Right f through Carry Subtract W from f Swap nibbles in f Exclusive OR W with f
1 1 1 1 1 1
1(2)
1
1(2)
1 1 1 1 1 1 1 1 1
00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
0111 0101 0001 0001 1001 0011 1011 1010 1111 0100 1000 0000 0000 1101 1100 0010 1110 0110
dfff dfff lfff 0xxx dfff dfff dfff dfff dfff dfff dfff lfff 0xx0 dfff dfff dfff dfff dfff
ffff ffff ffff xxxx ffff ffff ffff ffff ffff ffff ffff ffff 0000 ffff ffff ffff ffff ffff
C,DC,Z Z Z Z Z Z
Z
Z Z
C C C,DC,Z
Z
1,2 1,2 2
1,2 1,2 1,2,3 1,2 1,2,3 1,2 1,2
1,2 1,2 1,2 1,2 1,2
BIT-ORIENTED FILE REGISTER OPERATIONS BCF
BSF BTFSC BTFSS
f, b f, b f, b f, b
Bit Clear f Bit Set f Bit Test f, Skip if Clear Bit Test f, Skip if Set
1
1 1 (2) 1 (2)
01 01 01 01
00bb 01bb 10bb 11bb
bfff bfff bfff bfff
ffff ffff ffff ffff
1,2 1,2 3 3
LITERAL AND CONTROL OPERATIONS ADDLW
ANDLW CALL CLRWDT GOTO IORLW MOVLW RETFIE RETLW RETURN SLEEP SUBLW XORLW
k k k
­k k k
­k
-
­k k
Add literal and W AND literal with W Call subroutine Clear Watchdog Timer Go to address Inclusive OR literal with W Move literal to W Return from interrupt Return with literal in W Return from Subroutine Go into standby mode Subtract W from literal Exclusive OR literal with W
1
1
2
1
2
1
1
2
2
2
1
1
1
11 11 10 00 10 11 11 00 11 00 00 11 11
111x 1001 0kkk 0000 1kkk 1000 00xx 0000 01xx 0000 0000 110x 1010
kkkk kkkk kkkk 0110 kkkk kkkk kkkk 0000 kkkk 0000 0110 kkkk kkkk
kkkk kkkk kkkk 0100 kkkk kkkk kkkk 1001 kkkk 1000 0011 kkkk kkkk
C,DC,Z Z
T
O,PD
Z
TO,PD C,DC,Z Z
Note 1: When an I/O register is modified as a function of itself ( e.g., MOVF PORTB, 1), the value used will be that value present
on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.
2: If this instruction is ex ecuted on the TMR0 register (and, where applicable, d = 1), the prescaler will be cleared if assigned
to the Timer0 Module.
3: If Program Counter (PC) is modified or a conditional test is true, the instruction requires two cycles. The second cycle is
executed as a NOP.
1997 Microchip Technology Inc. Preliminary DS30235F-page 63
PIC16C62X(A)
10.1 Instruction Descriptions
ADDLW Add Literal and W
Syntax: [
label
] ADDLW k Operands: 0 k 255 Operation: (W) + k (W) Status Affected: C, DC, Z Encoding:
11 111x kkkk kkkk
Description:
The contents of the W register are added to the eight bit literal 'k' and the result is placed in the W register
. Words: 1 Cycles: 1 Example
ADDLW 0x15
Before Instruction
W = 0x10
After Instruction
W = 0x25
ADDWF Add W and f
Syntax: [
label
] ADDWF f,d
Operands: 0 f 127
d ∈ [0,1] Operation: (W) + (f) (dest) Status Affected: C, DC, Z Encoding:
00 0111 dfff ffff
Description:
Add the contents of the W register
with register 'f'. If 'd' is 0 the result is
stored in the W register. If 'd' is 1 the
result is stored back in register 'f'
. Words: 1 Cycles: 1 Example
ADDWF FSR, 0
Before Instruction
W = 0x17 FSR = 0xC2
After Instruction
W = 0xD9 FSR = 0xC2
ANDLW AND Literal with W
Syntax: [
label
] ANDLW k Operands: 0 k 255 Operation: (W) .AND. (k) (W) Status Affected: Z Encoding:
11 1001 kkkk kkkk
Description:
The contents of W register are AND’ed with the eight bit literal 'k'. The result is placed in the W register
. Words: 1 Cycles: 1 Example
ANDLW 0x5F
Before Instruction
W = 0xA3
After Instruction
W = 0x03
ANDWF AND W with f
Syntax: [
label
] ANDWF f,d
Operands: 0 f 127
d ∈ [0,1] Operation: (W) .AND. (f) (dest) Status Affected: Z Encoding:
00 0101 dfff ffff
Description:
AND the W register with register 'f'. If
'd' is 0 the result is stored in the W
register. If 'd' is 1 the result is stored
back in register 'f'
. Words: 1 Cycles: 1 Example
ANDWF FSR, 1
Before Instruction
W = 0x17 FSR = 0xC2
After Instruction
W = 0x17 FSR = 0x02
PIC16C62X(A)
DS30235F-page 64 Preliminary 1997 Microchip Technology Inc.
BCF Bit Clear f
Syntax: [
label
] BCF f,b
Operands: 0 f 127
0 b 7 Operation: 0 (f<b>) Status Affected: None Encoding:
01 00bb bfff ffff
Description: Bit 'b' in register 'f' is cleared. Words: 1 Cycles: 1 Example
BCF FLAG_REG, 7
Before Instruction
FLAG_REG = 0xC7
After Instruction
FLAG_REG = 0x47
BSF Bit Set f
Syntax: [
label
] BSF f,b
Operands: 0 f 127
0 b 7 Operation: 1 (f<b>) Status Affected: None Encoding:
01 01bb bfff ffff
Description:
Bit 'b' in register 'f' is set.
Words: 1 Cycles: 1 Example
BSF FLAG_REG, 7
Before Instruction
FLAG_REG = 0x0A
After Instruction
FLAG_REG = 0x8A
BTFSC Bit Test, Skip if Clear
Syntax: [
label
] BTFSC f,b
Operands: 0 f 127
0 b 7 Operation: skip if (f<b>) = 0 Status Affected: None Encoding:
01 10bb bfff ffff
Description:
If bit 'b' in register 'f' is '0' then the next
instruction is skipped.
If bit 'b' is '0' then the next instruction
fetched during the current instruction
execution is discarded, and a NOP is
executed instead, making this a
two-cycle instruction
. Words: 1 Cycles: 1(2) Example
HERE FALSE TRUE
BTFSC GOTO
FLAG,1 PROCESS_CODE
Before Instruction
PC = address HERE
After Instruction
if FLAG<1> = 0, PC = address TRUE if FLAG<1>=1, PC = address FALSE
1997 Microchip Technology Inc. Preliminary DS30235F-page 65
PIC16C62X(A)
BTFSS Bit Test f, Skip if Set
Syntax: [
label
] BTFSS f,b
Operands: 0 f 127
0 b < 7 Operation: skip if (f<b>) = 1 Status Affected: None Encoding:
01 11bb bfff ffff
Description:
If bit 'b' in register 'f' is '1' then the next
instruction is skipped.
If bit 'b' is '1', then the next instruction
fetched during the current instruction
execution, is discarded and a NOP is
executed instead, making this a
two-cycle instruction.
Words: 1 Cycles: 1(2) Example
HERE FALSE TRUE
BTFSC GOTO
FLAG,1 PROCESS_CODE
Before Instruction
PC = address HERE
After Instruction
if FLAG<1> = 0, PC = address FALSE if FLAG<1> = 1, PC = address TRUE
CALL Call Subroutine
Syntax: [
label
] CALL k Operands: 0 k 2047 Operation: (PC)+ 1 TOS,
k PC<10:0>,
(PCLATH<4:3>) PC<12:11> Status Affected: None Encoding:
10 0kkk kkkk kkkk
Description:
Call Subroutine. First, return address
(PC+1) is pushed onto the stack. The
eleven bit immediate address is loaded
into PC bits <10:0>. The upper bits of
the PC are loaded from PCLATH.
CALL is a two-cycle instruction.
Words: 1 Cycles: 2 Example
HERE CALL THERE
Before Instruction
PC = Address HERE
After Instruction
PC = Address THERE TOS= Address HERE+1
CLRF Clear f
Syntax: [
label
] CLRF f Operands: 0 f 127 Operation: 00h (f)
1 Z Status Affected: Z Encoding:
00 0001 1fff ffff
Description:
The contents of register 'f' are cleared
and the Z bit is set.
Words: 1 Cycles: 1 Example
CLRF FLAG_REG
Before Instruction
FLAG_REG = 0x5A
After Instruction
FLAG_REG = 0x00 Z = 1
CLRW Clear W
Syntax: [
label
] CLRW Operands: None Operation: 00h (W)
1 Z Status Affected: Z Encoding:
00 0001 0xxx xxxx
Description:
W register is cleared. Zero bit (Z) is
set.
Words: 1 Cycles: 1 Example
CLRW
Before Instruction
W = 0x5A
After Instruction
W = 0x00 Z = 1
PIC16C62X(A)
DS30235F-page 66 Preliminary 1997 Microchip Technology Inc.
CLRWDT Clear Watchdog Timer
Syntax: [
label
] CLRWDT Operands: None Operation: 00h WDT
0 WDT prescaler, 1 T
O
1 PD Status Affected: TO, PD Encoding:
00 0000 0110 0100
Description:
CLRWDT instruction resets the
Watchdog Timer. It also resets the
prescaler of the WDT. Status bits TO
and PD are set.
Words: 1 Cycles: 1 Example
CLRWDT
Before Instruction
WDT counter = ?
After Instruction
WDT counter = 0x00 WDT prescaler= 0
TO = 1 PD = 1
COMF Complement f
Syntax: [
label
] COMF f,d
Operands: 0 f 127
d [0,1] Operation: (f
) (dest) Status Affected: Z Encoding:
00 1001 dfff ffff
Description:
The contents of register 'f' are complemented. If 'd' is 0 the result is stored in W. If 'd' is 1 the result is stored back in register 'f'.
Words: 1 Cycles: 1 Example
COMF REG1,0
Before Instruction
REG1 = 0x13
After Instruction
REG1 = 0x13 W = 0xEC
DECF Decrement f
Syntax: [
label
] DECF f,d
Operands: 0 f 127
d [0,1] Operation: (f) - 1 (dest) Status Affected: Z Encoding:
00 0011 dfff ffff
Description:
Decrement register 'f'. If 'd' is 0 the
result is stored in the W register. If 'd'
is 1 the result is stored back in register
'f'
. Words: 1 Cycles: 1 Example
DECF CNT, 1
Before Instruction
CNT = 0x01 Z = 0
After Instruction
CNT = 0x00 Z = 1
DECFSZ Decrement f, Skip if 0
Syntax: [
label
] DECFSZ f,d
Operands: 0 f 127
d [0,1] Operation: (f) - 1 (dest); skip if result = 0 Status Affected: None Encoding:
00 1011 dfff ffff
Description:
The contents of register 'f' are
decremented. If 'd' is 0 the result is
placed in the W register. If 'd' is 1 the
result is placed back in register 'f'.
If the result is 0, the next instruction,
which is already fetched, is discarded. A
NOP is executed instead making it a
two-cycle instruction.
Words: 1 Cycles: 1(2) Example
HERE DECFSZ CNT, 1 GOTO LOOP CONTINUE •
Before Instruction
PC = address HERE
After Instruction
CNT = CNT - 1 if CNT = 0, PC = address CONTINUE if CNT 0, PC = address HERE+1
1997 Microchip Technology Inc. Preliminary DS30235F-page 67
PIC16C62X(A)
GOTO Unconditional Branch
Syntax: [
label
] GOTO k Operands: 0 k 2047 Operation: k PC<10:0>
PCLATH<4:3> PC<12:11> Status Affected: None Encoding:
10 1kkk kkkk kkkk
Description:
GOTO is an unconditional branch. The
eleven bit immediate value is loaded
into PC bits <10:0>. The upper bits of
PC are loaded from PCLATH<4:3>.
GOTO is a two-cycle instruction.
Words: 1 Cycles: 2 Example
GOTO THERE
After Instruction
PC = Address THERE
INCF Increment f
Syntax: [
label
] INCF f,d
Operands: 0 f 127
d [0,1] Operation: (f) + 1 (dest) Status Affected: Z Encoding:
00 1010 dfff ffff
Description:
The contents of register 'f' are
incremented. If 'd' is 0 the result is
placed in the W register. If 'd' is 1 the
result is placed back in register 'f'.
Words: 1 Cycles: 1 Example
INCF CNT, 1
Before Instruction
CNT = 0xFF Z = 0
After Instruction
CNT = 0x00 Z = 1
INCFSZ Increment f, Skip if 0
Syntax: [
label
] INCFSZ f,d
Operands: 0 f 127
d [0,1] Operation: (f) + 1 (dest), skip if result = 0 Status Affected: None Encoding:
00 1111 dfff ffff
Description:
The contents of register 'f' are
incremented. If 'd' is 0 the result is
placed in the W register. If 'd' is 1 the
result is placed back in register 'f'.
If the result is 0, the next instruction,
which is already fetched, is discarded.
A NOP is executed instead making it
a two-cycle instruction
. Words: 1 Cycles: 1(2) Example
HERE INCFSZ CNT, 1 GOTO LOOP CONTINUE •
Before Instruction
PC = address HERE
After Instruction
CNT = CNT + 1 if CNT= 0, PC = address CONTINUE if CNT 0, PC = address HERE +1
IORLW Inclusive OR Literal with W
Syntax: [
label
] IORLW k Operands: 0 k 255 Operation: (W) .OR. k (W) Status Affected: Z Encoding:
11 1000 kkkk kkkk
Description:
The contents of the W register is OR’ed with the eight bit literal 'k'. The result is placed in the W register
. Words: 1 Cycles: 1 Example
IORLW 0x35
Before Instruction
W = 0x9A
After Instruction
W = 0xBF Z = 1
PIC16C62X(A)
DS30235F-page 68 Preliminary 1997 Microchip Technology Inc.
IORWF Inclusive OR W with f
Syntax: [
label
] IORWF f,d
Operands: 0 f 127
d [0,1] Operation: (W) .OR. (f) (dest) Status Affected: Z Encoding:
00 0100 dfff ffff
Description:
Inclusive OR the W register with
register 'f'. If 'd' is 0 the result is placed
in the W register . If 'd' is 1 the result is
placed back in register 'f'.
Words: 1 Cycles: 1 Example
IORWF RESULT, 0
Before Instruction
RESULT = 0x13 W = 0x91
After Instruction
RESULT = 0x13 W = 0x93 Z = 1
MOVLW Move Literal to W
Syntax: [
label
] MOVLW k Operands: 0 k 255 Operation: k (W) Status Affected: None Encoding:
11 00xx kkkk kkkk
Description:
The eight bit literal 'k' is loaded into W register
. The don’t cares will assemble
as 0’s.
Words: 1 Cycles: 1 Example
MOVLW 0x5A
After Instruction
W = 0x5A
MOVF Move f
Syntax: [
label
] MOVF f,d
Operands: 0 f 127
d [0,1] Operation: (f) (dest) Status Affected: Z Encoding:
00 1000 dfff ffff
Description:
The contents of register f is moved to
a destination dependant upon the
status of d. If d = 0, destination is W
register. If d = 1, the destination is file
register f itself. d = 1 is useful to test a
file register since status flag Z is
affected.
Words: 1 Cycles: 1 Example
MOVF FSR, 0
After Instruction
W = value in FSR register Z = 1
MOVWF Move W to f
Syntax: [
label
] MOVWF f Operands: 0 f 127 Operation: (W) (f) Status Affected: None Encoding:
00 0000 1fff ffff
Description:
Move data from W register to register 'f'
. Words: 1 Cycles: 1 Example
MOVWF OPTION
Before Instruction
OPTION = 0xFF W = 0x4F
After Instruction
OPTION = 0x4F W = 0x4F
1997 Microchip Technology Inc. Preliminary DS30235F-page 69
PIC16C62X(A)
NOP No Operation
Syntax: [
label
] NOP Operands: None Operation: No operation Status Affected: None Encoding:
00 0000 0xx0 0000
Description:
No operation.
Words: 1 Cycles: 1 Example
NOP
OPTION Load Option Register
Syntax: [
label
] OPTION
Operands: None
Operation: (W) OPTION Status Affected: None Encoding:
00 0000 0110 0010
Description:
The contents of the W register are loaded in the OPTION register. This instruction is supported for code compatibility with PIC16C5X products. Since OPTION is a readable/writable register, the user can directly address it.
Words: 1 Cycles: 1 Example
To maintain upward compatibility with future PICmicro™ products, do not use this instruction.
RETFIE Return from Interrupt
Syntax: [
label
] RETFIE Operands: None Operation: TOS PC,
1 GIE Status Affected: None Encoding:
00 0000 0000 1001
Description:
Return from Interrupt. Stack is POP ed
and Top of Stack (TOS) is loaded in
the PC. Interrupts are enabled by
setting Global Interrupt Enable bit,
GIE (INTCON<7>). This is a two-cycle
instruction.
Words: 1 Cycles: 2 Example
RETFIE
After Interrupt
PC = TOS GIE = 1
RETLW Return with Literal in W
Syntax: [
label
] RETLW k Operands: 0 k 255 Operation: k (W);
TOS PC Status Affected: None Encoding:
11 01xx kkkk kkkk
Description:
The W register is loaded with the eight
bit literal 'k'. The program counter is
loaded from the top of the stack (the
return address). This is a two-cycle
instruction.
Words: 1 Cycles: 2 Example
TABLE
CALL TABLE ;W contains table
;offset value
• ;W now has table
value
ADDWF PC ;W = offset
RETLW k1 ;Begin table
RETLW k2 ;
RETLW kn ; End of table
Before Instruction
W = 0x07
After Instruction
W = value of k8
PIC16C62X(A)
DS30235F-page 70 Preliminary 1997 Microchip Technology Inc.
RETURN Return from Subroutine
Syntax: [
label
] RETURN Operands: None Operation: TOS PC Status Affected: None Encoding:
00 0000 0000 1000
Description:
Return from subroutine. The stack is POPed and the top of the stack (T OS) is loaded into the program counter. This is a two cycle instruction.
Words: 1 Cycles: 2 Example
RETURN
After Interrupt
PC = TOS
RLF Rotate Left f through Carry
Syntax: [
label
] RLF f,d
Operands: 0 f 127
d [0,1] Operation: See description below Status Affected: C Encoding:
00 1101 dfff ffff
Description:
The contents of register 'f' are rotated
one bit to the left through the Carry
Flag. If 'd' is 0 the result is placed in
the W register. If 'd' is 1 the result is
stored back in register 'f'.
Words: 1 Cycles: 1 Example
RLF REG1,0
Before Instruction
REG1 = 1110 0110 C = 0
After Instruction
REG1 = 1110 0110 W = 1100 1100 C = 1
Register fC
RRF Rotate Right f through Carry
Syntax: [
label
] RRF f,d
Operands: 0 f 127
d [0,1] Operation: See description below Status Affected: C Encoding:
00 1100 dfff ffff
Description:
The contents of register 'f' are rotated
one bit to the right through the Carry
Flag. If 'd' is 0 the result is placed in
the W register. If 'd' is 1 the result is
placed back in register 'f'.
Words: 1 Cycles: 1 Example
RRF REG1,0
Before Instruction
REG1 = 1110 0110 C = 0
After Instruction
REG1 = 1110 0110 W = 0111 0011 C = 0
SLEEP
Syntax: [
label
] SLEEP Operands: None Operation: 00h WDT,
0 WDT prescaler, 1 T
O,
0 PD Status Affected: TO, PD Encoding:
00 0000 0110 0011
Description:
The power-down status bit, PD is
cleared. Time-out status bit, TO is
set. Watchdog Timer and its
prescaler are cleared.
The processor is put into SLEEP
mode with the oscillator stopped.
See Section 9.8 for more details.
Words: 1 Cycles: 1 Example: SLEEP
Register fC
1997 Microchip Technology Inc. Preliminary DS30235F-page 71
PIC16C62X(A)
SUBLW Subtract W from Literal
Syntax: [
label
] SUBLW k Operands: 0 k 255 Operation: k - (W) → (W) Status
Affected:
C, DC, Z
Encoding: 11 110x kkkk kkkk Description:
The W register is subtracted (2’s com­plement method) from the eight bit literal 'k'. The result is placed in the W register.
Words: 1 Cycles: 1 Example 1: SUBLW 0x02
Before Instruction
W = 1 C = ?
After Instruction
W = 1 C = 1; result is posi­tive
Example 2: Before Instruction
W = 2 C = ?
After Instruction
W = 0 C = 1; result is zero
Example 3: Before Instruction
W = 3 C = ?
After Instruction
W = 0xFF C = 0; result is nega­tive
SUBWF Subtract W from f
Syntax: [
label
] SUBWF f,d
Operands: 0 f 127
d [0,1] Operation: (f) - (W) → (dest) Status
Affected:
C, DC, Z
Encoding: 00 0010 dfff ffff Description:
Subtract (2’s complement method)
W register from register 'f'. If 'd' is 0 the
result is stored in the W register. If 'd' is 1
the result is stored back in register 'f'.
Words: 1 Cycles: 1 Example 1: SUBWF REG1,1
Before Instruction
REG1 = 3 W = 2 C = ?
After Instruction
REG1 = 1 W = 2 C = 1; result is positive
Example 2: Before Instruction
REG1 = 2 W = 2 C = ?
After Instruction
REG1 = 0 W = 2 C = 1; result is zero
Example 3: Before Instruction
REG1 = 1 W = 2 C = ?
After Instruction
REG1 = 0xFF W = 2 C = 0; result is negative
PIC16C62X(A)
DS30235F-page 72 Preliminary 1997 Microchip Technology Inc.
SWAPF Swap Nibbles in f
Syntax: [
label
] SWAPF f,d
Operands: 0 f 127
d [0,1]
Operation: (f<3:0>) (dest<7:4>),
(f<7:4>) (dest<3:0>) Status Affected: None Encoding:
00
1110 dfff ffff
Description:
The upper and lower nibbles of
register 'f' are exchanged. If 'd' is 0
the result is placed in W register. If 'd'
is 1 the result is placed in register 'f'.
Words: 1 Cycles: 1 Example
SWAPF REG, 0
Before Instruction
REG1 = 0xA5
After Instruction
REG1 = 0xA5 W = 0x5A
TRIS Load TRIS Register
Syntax: [
label
] TRIS f
Operands: 5 f 7
Operation: (W) TRIS register f; Status Affected: None Encoding:
00
0000 0110 0fff
Description:
The instruction is supported for code
compatibility with the PIC16C5X
products. Since TRIS registers are
readable and writable, the user can
directly address them.
Words: 1 Cycles: 1 Example
To maintain upward compatibility with future PICmicro™ products, do not use this instruction.
XORLW Exclusive OR Literal with W
Syntax: [
label
] XORLW k Operands: 0 k 255 Operation: (W) .XOR. k → (W) Status Affected: Z Encoding: 11 1010 kkkk kkkk Description:
The contents of the W register are XOR’ed with the eight bit literal 'k'. The result is placed in the W register.
Words: 1 Cycles: 1 Example: XORLW 0xAF
Before Instruction
W = 0xB5
After Instruction
W = 0x1A
XORWF Exclusive OR W with f
Syntax: [
label
] XORWF f,d
Operands: 0 f 127
d [0,1] Operation: (W) .XOR. (f) → (dest) Status Affected: Z Encoding:
00 0110 dfff ffff
Description:
Exclusive OR the contents of the
W register with register 'f'. If 'd' is 0 the
result is stored in the W register. If 'd'
is 1 the result is stored back in register
'f'.
Words: 1 Cycles: 1 Example XORWF
REG 1
Before Instruction
REG = 0xAF W = 0xB5
After Instruction
REG = 0x1A W = 0xB5
1997 Microchip Technology Inc. DS30235F - page 73
PIC16C62X(A)
11.0 DEVELOPMENT SUPPORT
11.1 Development Tools
The PICmicrο microcontrollers are supported with a full range of hardware and software dev elopment tools:
• PICMASTER/PICMASTER CE Real-Time In-Circuit Emulator
• ICEPIC Low-Cost PIC16C5X and PIC16CXXX In-Circuit Emulator
• PRO MATE
II Universal Programmer
• PICSTART
Plus Entry-Level Prototype
Programmer
• PICDEM-1 Low-Cost Demonstration Board
• PICDEM-2 Low-Cost Demonstration Board
• PICDEM-3 Low-Cost Demonstration Board
• MPASM Assembler
• MPLABSIM Software Simulator
• MPLAB-C (C Compiler)
• Fuzzy Logic Development System (
fuzzy
TECH−MP)
11.2 PICMASTER: High Performance
Universal In-Circuit Emulator with MPLAB IDE
The PICMASTER Universal In-Circuit Emulator is intended to provide the product development engineer with a complete microcontroller design tool set for all microcontrollers in the SX, PIC14C000, PIC16C5X, PIC16CXXX and PIC17CXX families. PICMASTER is supplied with the MPLAB Integrated Development Environment (IDE), which allows editing, “make” and download, and source debugging from a single envi­ronment.
Interchangeable target probes allow the system to be easily reconfigured for emulation of different proces­sors. The universal architecture of the PICMASTER allows expansion to support all new Microchip micro­controllers.
The PICMASTER Emulator System has been designed as a real-time emulation system with advanced fea­tures that are generally found on more expensiv e dev el­opment tools. The PC compatible 386 (and higher) machine platform and Microsoft Windows
3.x environ­ment were chosen to best make these features avail­able to you, the end user.
A CE compliant version of PICMASTER is availab le for European Union (EU) countries.
11.3 ICEPIC: Low-Cost PICmicro™ In-Circuit Emulator
ICEPIC is a low-cost in-circuit emulator solution for the Microchip PIC12CXXX, PIC16C5X and PIC16CXXX families of 8-bit OTP microcontrollers.
ICEPIC is designed to operate on PC-compatible machines ranging from 286-AT
through Pentium based machines under Windows 3.x environment. ICEPIC features real time, non-intrusive emulation.
11.4 PRO MATE II: Universal Programmer
The PRO MATE II Universal Programmer is a full-fea­tured programmer capable of operating in stand-alone mode as well as PC-hosted mode.
The PRO MATE II has programmable V
DD and VPP
supplies which allows it to verify programmed memory at V
DD min and VDD max for maximum reliability. It has
an LCD display for displaying error messages, keys to enter commands and a modular detachable socket assembly to support various package types. In stand­alone mode the PRO MATE II can read, verify or pro­gram PIC12CXXX, PIC14C000, PIC16C5X, PIC16CXXX and PIC17CXX devices. It can also set configuration and code-protect bits in this mode.
11.5 PICSTART Plus Entry Level
Development System
The PICSTART programmer is an easy-to-use, low­cost prototype programmer. It connects to the PC via one of the COM (RS-232) ports. MPLAB Integrated Development Environment software makes using the programmer simple and efficient. PICST AR T Plus is not recommended for production programming.
PICSTART Plus supports all PIC12CXXX, PIC14C000, PIC16C5X, PIC16CXXX and PIC17CXX devices with up to 40 pins. Larger pin count devices such as the PIC16C923 and PIC16C924 may be supported with an adapter socket.
PIC16C62X(A)
DS30235F - page 74 1997 Microchip Technology Inc.
11.6 PICDEM-1 Low-Cost PICmicro Demonstration Board
The PICDEM-1 is a simple board which demonstrates the capabilities of several of Microchip’s microcontrol­lers. The microcontrollers supported are: PIC16C5X (PIC16C54 to PIC16C58A), PIC16C61, PIC16C62X(A), PIC16C71, PIC16C8X, PIC17C42, PIC17C43 and PIC17C44. All necessary hardware and software is included to run basic demo programs. The users can program the sample microcontrollers pro­vided with the PICDEM-1 board, on a PRO MATE II or PICSTART-Plus programmer, and easily test firmware. The user can also connect the PICDEM-1 board to the PICMASTER emulator and download the firmware to the emulator for testing. Additional pro­totype area is available for the user to build some addi­tional hardware and connect it to the microcontroller socket(s). Some of the features include an RS-232 interface, a potentiometer for simulated analog input, push-button switches and eight LEDs connected to PORTB.
11.7 PICDEM-2 Low-Cost PIC16CXX Demonstration Board
The PICDEM-2 is a simple demonstration board that supports the PIC16C62, PIC16C64, PIC16C65, PIC16C73 and PIC16C74 microcontrollers. All the necessary hardware and software is included to run the basic demonstration programs. The user can program the sample microcontrollers provided with the PICDEM-2 board, on a PRO MATE II pro­grammer or PICSTART-Plus, and easily test firmware. The PICMASTER emulator may also be used with the PICDEM-2 board to test firmware. Additional prototype area has been provided to the user for adding addi­tional hardware and connecting it to the microcontroller socket(s). Some of the f eatures include a RS-232 inter­face, push-button switches, a potentiometer for simu­lated analog input, a Serial EEPROM to demonstrate usage of the I
2
C bus and separate headers for connec-
tion to an LCD module and a keypad.
11.8 PICDEM-3 Low-Cost PIC16CXXX Demonstration Board
The PICDEM-3 is a simple demonstration board that supports the PIC16C923 and PIC16C924 in the PLCC package. It will also support future 44-pin PLCC microcontrollers with a LCD Module. All the neces­sary hardware and software is included to run the basic demonstration programs. The user can pro­gram the sample microcontrollers provided with the PICDEM-3 board, on a PRO MATE II program­mer or PICSTART Plus with an adapter socket, and easily test firmware. The PICMASTER emulator may also be used with the PICDEM-3 board to test firmware. Additional prototype area has been provided to the user for adding hardware and connecting it to the microcontroller socket(s). Some of the f eatures include
an RS-232 interface, push-button switches, a potenti­ometer for simulated analog input, a thermistor and separate headers for connection to an external LCD module and a keypad. Also provided on the PICDEM-3 board is an LCD panel, with 4 commons and 12 seg­ments, that is capable of displaying time, temperature and day of the week. The PICDEM-3 provides an addi­tional RS-232 interface and Windows 3.1 software for showing the demultiplex ed LCD signals on a PC. A sim­ple serial interface allows the user to construct a hard­ware demultiplexer for the LCD signals.
11.9 MPLAB™ Integrated Development Environment Software
The MPLAB IDE Software brings an ease of software development previously unseen in the 8-bit microcon­troller market. MPLAB is a windows based application which contains:
• A full featured editor
• Three operating modes
- editor
- emulator
- simulator
• A project manager
• Customizable tool bar and key mapping
• A status bar with project information
• Extensive on-line help
MPLAB allows you to:
• Edit your source files (either assembly or ‘C’)
• One touch assemble (or compile) and download
to PICmicro tools (automatically updates all project information)
• Debug using:
- source files
- absolute listing file
• Transfer data dynamically via DDE (soon to be
replaced by OLE)
• Run up to four emulators on the same PC
The ability to use MPLAB with Microchip’s simulator allows a consistent platform and the ability to easily switch from the low cost simulator to the full featured emulator with minimal retraining due to development tools.
11.10 Assembler (MPASM)
The MPASM Universal Macro Assembler is a PC­hosted symbolic assembler. It suppor ts all microcon­troller series including the PIC12C5XX, PIC14000, PIC16C5X, PIC16CXXX, and PIC17CXX families.
MPASM offers full featured Macro capabilities, condi­tional assembly , and se ver al source and listing formats. It generates various object code formats to support Microchip's development tools as well as third party programmers.
MPASM allows full symbolic debugging from PICMASTER, Microchip’s Universal Emulator System.
1997 Microchip Technology Inc. DS30235F - page 75
PIC16C62X(A)
MPASM has the following features to assist in develop­ing software for specific use applications.
• Provides translation of Assembler source code to object code for all Microchip microcontrollers.
• Macro assembly capability.
• Produces all the files (Object, Listing, Symbol, and special) required for symbolic debug with Microchip’s emulator systems.
• Supports Hex (default), Decimal and Octal source and listing formats.
MPASM provides a rich directive language to support programming of the PICmicro. Directives are helpful in making the development of your assemb le source code shorter and more maintainable.
11.11 Software Simulator (MPLAB-SIM)
The MPLAB-SIM Software Simulator allows code development in a PC host environment. It allows the user to simulate the PICmicro series microcontrollers on an instruction level. On any given instruction, the user may examine or modify any of the data areas or provide external stimulus to any of the pins. The input/ output radix can be set by the user and the execution can be performed in; single step , ex ecute until break, or in a trace mode.
MPLAB-SIM fully supports symbolic debugging using MPLAB-C and MPASM. The Software Simulator offers the low cost flexibility to develop and debug code out­side of the laboratory environment making it an excel­lent multi-project software development tool.
11.12 C Compiler (MPLAB-C)
The MPLAB-C Code Development System is a complete ‘C’ compiler and integrated development environment for Microchip’s PICmicro™ family of microcontrollers. The compiler provides powerful inte­gration capabilities and ease of use not found with other compilers.
For easier source level debugging, the compiler pro­vides symbol information that is compatible with the MPLAB IDE memory display.
11.13 Fuzzy Logic Development System
(
fuzzy
TECH-MP)
fuzzy
TECH-MP fuzzy logic development tool is avail­able in two versions - a low cost introductory version, MP Explorer, for designers to gain a comprehensive working knowledge of fuzzy logic system design; and a full-featured version,
fuzzy
TECH-MP, edition for imple-
menting more complex systems. Both versions include Microchip’s
fuzzy
LAB demon­stration board for hands-on experience with fuzzy logic systems implementation.
11.14 MP-DriveWay – Application Code
Generator
MP-DriveWay is an easy-to-use Windows-based Appli­cation Code Generator. With MP-DriveWay you can visually configure all the peripherals in a PICmicro device and, with a click of the mouse, generate all the initialization and many functional code modules in C language. The output is fully compatible with Micro­chip’s MPLAB-C C compiler. The code produced is highly modular and allows easy integration of your own code. MP-DriveWay is intelligent enough to maintain your code through subsequent code generation.
11.15 SEEVAL Evaluation and Programming System
The SEEVAL SEEPROM Designer’s Kit supports all Microchip 2-wire and 3-wire Serial EEPROMs. The kit includes everything necessary to read, write, erase or program special features of any Microchip SEEPROM product including Smart Serials and secure serials. The Total Endurance Disk is included to aid in trade­off analysis and reliability calculations. The total kit can significantly reduce time-to-market and result in an opti­mized system.
11.16 KEELOQ Evaluation and Programming Tools
KEELOQ evaluation and programming tools support Microchips HCS Secure Data Products. The HCS eval­uation kit includes an LCD display to show changing codes, a decoder to decode transmissions, and a pro­gramming interface to program test transmitters.
PIC16C62X(A)
DS30235F - page 76 1997 Microchip Technology Inc.
TABLE 11-1: DEVELOPMENT TOOLS FROM MICROCHIP
PIC12C5XX PIC14000 PIC16C5X PIC16CXXX PIC16C6X PIC16C7XX PIC16C8X PIC16C9XX PIC17C4X PIC17C75X
24CXX
25CXX
93CXX
HCS200
HCS300
HCS301
Emulator Products
PICMASTER
/
PICMASTER-CE
In-Circuit Emulator
Available
3Q97
ICEPIC Low-Cost
In-Circuit Emulator
Software Tools
MPLAB
Integrated
Development
Environment
MPLAB C
Compiler
fuzzy
TECH
-MP
Explorer/Edition
Fuzzy Logic
Dev. Tool
MP-DriveWay
Applications
Code Generator
Total Endurance
Software Model
Programmers
PICSTART
Lite Ultra Low-Cost
Dev. Kit
PICSTART
Plus Low-Cost
Universal Dev. Kit
PRO MATE
II
Universal
Programmer
KEELOQ
Programmer
Demo Boards
SEEVALDesigners Kit
PICDEM-1
PICDEM-2
PICDEM-3
KEELOQ
Evaluation Kit
1997 Microchip Technology Inc. Preliminary DS30235F-page 77
PIC16C62X(A)
12.0 ELECTRICAL SPECIFICATIONS
Absolute Maximum Ratings †
Ambient Temperature under bias..............................................................................................................-40° to +125°C
Storage Temperature................................................................................................................................. -65° to +150°C
Voltage on any pin with respect to V
SS (except VDD and MCLR)....................................................... -0.6V to VDD +0.6V
Voltage on V
DD with respect to VSS ................................................................................................................ 0 to +7.5V
Voltage on MCLR
with respect to VSS (Note 2)..................................................................................................0 to +14V
Total power Dissipation (Note 1)...............................................................................................................................1.0W
Maximum Current out of V
SS pin...........................................................................................................................300 mA
Maximum Current into V
DD pin .............................................................................................................................250 mA
Input Clamp Current, I
IK (VI <0 or VI> VDD)......................................................................................................................±20 mA
Output Clamp Current, I
OK (VO <0 or VO>VDD)...............................................................................................................±20 mA
Maximum Output Current sunk by any I/O pin........................................................................................................25 mA
Maximum Output Current sourced by any I/O pin...................................................................................................25 mA
Maximum Current sunk by PORTA and PORTB...................................................................................................200 mA
Maximum Current sourced by PORTA and PORTB..............................................................................................200 mA
Note 1: Power dissipation is calculated as follows: P
DIS = VDD x {IDD - IOH} + {(VDD-VOH) x IOH} + (VOl x IOL)
NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above
those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.
PIC16C62X(A)
DS30235F-page 78 Preliminary 1997 Microchip Technology Inc.
TABLE 12-1: CROSS REFERENCE OF DEVICE SPECS FOR OSCILLATOR CONFIGURATIONS
AND FREQUENCIES OF OPERATION (COMMERCIAL DEVICES)
OSC PIC16C62X-04 PIC16C62XA-04 PIC16C62X-20 PIC16C62XA-20 PIC16LC62X-04 PIC16C62X/JW PIC16C62XA/JW
RC
V
DD: 3.0V to 6.0V
I
DD: 3.3 mA max.
@5.5V I
PD: 20 µA max.
@4.0V Freq: 4.0 MHz max.
V
DD: 3.0V to 5.5V
I
DD: 3.3 mA max.
@5.5V I
PD: 20 µA max.
@4.0V Freq: 4.0 MHz max.
VDD: 3.0V to 6.0V I
DD: 1.8 mA typ.
@5.5V I
PD: 1.0 µA typ.
@4.5V Freq: 4.0 MHz max.
VDD: 3.0V to 5.5V I
DD: 1.8 mA typ.
@5.5V I
PD: 1.0 µA typ.
@4.5V Freq: 4.0 MHz max.
V
DD: 3.0V to 6.0V
I
DD: 1.4 mA typ.
@3.0V I
PD: 0.7 µA typ.
@3.0V Freq: 4.0 MHz max.
V
DD: 3.0V to 6.0V
I
DD: 3.3 mA max.
@5.5V I
PD: 20 µA max.
@4.0V Freq: 4.0 MHz max.
V
DD: 3.0V to 5.5V
I
DD: 3.3 mA max.
@5.5V I
PD: 20 µA max.
@4.0V Freq: 4.0 MHz max.
XT
V
DD: 3.0V to 6.0V
I
DD: 3.3 mA max.
@5.5V I
PD: 20 µA max.
@4.0V Freq: 4.0 MHz max.
V
DD: 3.0V to 5.5V
I
DD: 3.3 mA max.
@5.5V I
PD: 20 µA max.
@4.0V Freq: 4.0 MHz max.
VDD: 3.0V to 6.0V I
DD: 1.8 mA typ.
@5.5V I
PD: 1.0 µA typ.
@4.5V Freq: 4.0 MHz max.
VDD: 3.0V to 5.5V I
DD: 1.8 mA typ.
@5.5V I
PD: 1.0 µA typ.
@4.5V Freq: 4.0 MHz max.
V
DD: 3.0V to 6.0V
I
DD: 1.4 mA typ.
@3.0V I
PD: 0.7 µA typ.
@3.0V Freq: 4.0 MHz max.
V
DD: 3.0V to 6.0V
I
DD: 3.3 mA max.
@5.5V I
PD: 20 µA max.
@4.0V Freq: 4.0 MHz max.
V
DD: 3.0V to 5.5V
I
DD: 3.3 mA max.
@5.5V I
PD: 20 µA max.
@4.0V Freq: 4.0 MHz max.
HS
VDD: 4.5V to 5.5V I
DD: 9.0 mA typ.
@5.5V I
PD: 1.0 µA typ.
@4.0V Freq: 4.0 MHz max.
VDD: 4.5V to 5.5V I
DD: 9.0 mA typ.
@5.5V I
PD: 1.0 µA typ.
@4.0V Freq: 4.0 MHz max.
V
DD: 4.5V to 5.5V
I
DD: 20 mA max.
@5.5V I
PD: 1.0 µA typ.
@4.5V Freq: 20 MHz max.
V
DD: 4.5V to 5.5V
I
DD: 20 mA max.
@5.5V I
PD: 1.0 µA typ.
@4.5V Freq: 20 MHz max.
Do not use in
LP mode
V
DD: 4.5V to 5.5V
I
DD: 20 mA max.
@5.5V I
PD: 1.0 µA typ.
@4.5V Freq: 20 MHz max.
V
DD: 4.5V to 5.5V
I
DD: 20 mA max.
@5.5V I
PD: 1.0 µA typ.
@4.5V Freq: 20 MHz max.
LP
VDD: 4.0V to 6.0V I
DD: 35 µA typ.
@32 kHz,
3.0V I
PD: 1.0 µA typ.
@4.0 V Freq: 200 kHz max.
VDD: 3.0V to 5.5V I
DD: 35 µA typ.
@32 kHz,
3.0V I
PD: 1.0 µA typ.
@4.0 V Freq: 200 kHz max.
Do not use in
LP mode
Do not use in
LP mode
V
DD: 2.5V to 6.0V
I
DD: 32 µA max.
@32 kHz,
3.0V I
PD: 9.0 µA max.
@3.0V Freq: 200 kHz max.
V
DD: 2.5V to 6.0V
I
DD: 32 µA max.
@32 kHz,
3.0V I
PD: 9.0 µA Max.
@3.0V Freq: 200 kHz max.
VDD: 3.0V to 5.5V I
DD: 32 µA max.
@32 kHz, 3.0V I
PD: 9.0 µA Max.
@3.0V Freq: 200 kHz max.
The shaded sections indicate oscillator selections which are tested for functionality, but not for MIN/MAX specifications. It is recom­mended that the user select the device type that guarantees the specifications required.
1997 Microchip Technology Inc. Preliminary DS30235F-page 79
PIC16C62X(A)
12.1 DC CHARACTERISTICS: PIC16C62X-04 (Commercial, Industrial, Extended)
PIC16C62X-20 (Commercial, Industrial, Extended)
Standard Operating Conditions (unless otherwise stated)
Operating temperature –40°C T
A +85°C for industrial and
0°C T
A +70°C for commercial and
–40°C T
A +125°C for extended
Param
No.
Sym Characteristic Min Typ† Max Units Conditions
D001 D001A
V
DD Supply Voltage 3.0
4.5
--6.0
5.5VV
XT, RC and LP osc configuration HS osc configuration
D002 V
DR RAM Data Retention
Voltage (Note 1)
1.5* V Device in SLEEP mode
D003 V
POR VDD start voltage to
ensure Power-on Reset
VSS V See section on power-on reset for
details
D004 S
VDD VDD rise rate to ensure
Power-on Reset
0.05* V/ms See section on power-on reset for details
D005 V
BOR Brown-out Detect Voltage 3.7
3.7
4.0
4.0
4.3
4.4
V BODEN configuration bit is cleared
(Automotive)
D010
D010A
D013
I
DD Supply Current (Note 2)
1.8
35
9.0
3.3
70
20
mA
µA
mA
XT and RC osc configuration F
OSC = 4 MHz, VDD = 5.5V, WDT
disabled (Note 4) LP osc configuration, PIC16C62X-04 only F
OSC = 32 kHz, VDD = 4.0V, WDT
disabled HS osc configuration F
OSC = 20 MHz, VDD = 5.5V, WDT
disabled
D015
I
WDT
IBORICOMPIVREF
WDT Current (Note 5) Brown-out Reset Current
(Note 5) Comparator Current for each Comparator (Note 5) V
REF Current (Note 5)
– – – –
6.0
350
20 25
425 100 300
µA µA µA
µA µA
V
DD = 4.0V
(125°C) BOR
enabled, VDD = 5.0V
V
DD = 4.0V
V
DD = 4.0V
D020 I
PD Power Down Current (Note 3) 1.0 2.5
15µAµA
VDD=4.0V, WDT disabled (125°C)
D023
I
WDT
IBORICOMPIVREF
WDT Current (Note 5) Brown-out Reset Current
(Note 5) Comparator Current for each Comparator (Note 5) V
REF Current (Note 5)
– – – –
6.0
350
20 25
425 100 300
µA µA µA
µA µA
V
DD=4.0V
(125°C) BOR
enabled, VDD = 5.0V
V
DD = 4.0V
V
DD = 4.0V
PIC16C62X(A)
DS30235F-page 80 Preliminary 1997 Microchip Technology Inc.
* These parameters are characterized but not tested. † Data in "Typ" column is at 5.0V, 25°C, unless otherwise stated. These parameters are for design guidance
only and are not tested.
Note 1: This is the limit to which V
DD can be lowered in SLEEP mode without losing RAM data.
2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin
loading and switching rate, oscillator type, internal code execution pattern, and temperature also have an impact on the current consumption. The test conditions for all I
DD measurements in active operation mode are:
OSC1 = external square wave, from rail to rail; all I/O pins tri-stated, pulled to V
DD,
MCLR
= VDD; WDT enabled/disabled as specified.
3: The power down current in SLEEP mode does not depend on the oscillator type. Power down current is
measured with the part in SLEEP mode, with all I/O pins in hi-impedence state and tied to V
DD or VSS.
4: For RC osc configuration, current through Rext is not included. The current through the resistor can be
estimated by the formula Ir = V
DD/2Rext (mA) with Rext in kΩ.
5: The current is the additional current consumed when this peripheral is enabled. This current should be
added to the base I
DD or IPD measurement.
1997 Microchip Technology Inc. Preliminary DS30235F-page 81
PIC16C62X(A)
12.2 DC CHARACTERISTICS: PIC16C62XA-04 (Commercial, Industrial, Extended) PIC16C62XA-20 (Commercial, Industrial, Extended)
Standard Operating Conditions (unless otherwise stated)
Operating temperature –40°C T
A +85°C for industrial and
0°C T
A +70°C for commercial and
–40°C T
A +125°C for extended
Param
No.
Sym Characteristic Min Typ† Max Units Conditions
D001 D001A
V
DD Supply Voltage 3.0
4.5
--5.5
5.5VV
XT, RC and LP osc configuration HS osc configuration
D002 V
DR RAM Data Retention
Voltage (Note 1)
1.5* V Device in SLEEP mode
D003 V
POR VDD start voltage to
ensure Power-on Reset
VSS V See section on power-on reset for
details
D004 S
VDD VDD rise rate to ensure
Power-on Reset
0.05* V/ms See section on power-on reset for details
D005 V
BOR Brown-out Detect Voltage 3.7
3.7
4.0
4.0
4.3
4.4
V BODEN configuration bit is cleared
(Automotive)
D010
D010A
D013
I
DD Supply Current (Note 2)
1.8
35
9.0
3.3
70
20
mA
µA
mA
XT and RC osc configuration F
OSC = 4 MHz, VDD = 5.5V, WDT
disabled (Note 4) LP osc configuration, PIC16C62X-04 only F
OSC = 32 kHz, VDD = 4.0V, WDT
disabled HS osc configuration F
OSC = 20 MHz, VDD = 5.5V, WDT
disabled
D015
I
WDT
IBORICOMPIVREF
WDT Current (Note 5) Brown-out Reset Current
(Note 5) Comparator Current for each Comparator (Note 5) V
REF Current (Note 5)
– – – –
6.0
350
20 25
425 100 300
µA µA µA
µA µA
V
DD = 4.0V
(125°C) BOR
enabled, VDD = 5.0V
V
DD = 4.0V
V
DD = 4.0V
D020 I
PD Power Down Current (Note 3) 1.0 2.5
15µAµA
VDD=4.0V, WDT disabled (125°C)
D023
I
WDT
IBORICOMPIVREF
WDT Current (Note 5) Brown-out Reset Current
(Note 5) Comparator Current for each Comparator (Note 5) V
REF Current (Note 5)
– – – –
6.0
350
20 25
425 100 300
µA µA µA
µA µA
V
DD=4.0V
(125
°C)
BOR enabled, VDD = 5.0V V
DD = 4.0V
V
DD = 4.0V
PIC16C62X(A)
DS30235F-page 82 Preliminary 1997 Microchip Technology Inc.
* These parameters are characterized but not tested. † Data in "Typ" column is at 5.0V, 25°C, unless otherwise stated. These parameters are for design guidance
only and are not tested.
Note 1: This is the limit to which V
DD can be lowered in SLEEP mode without losing RAM data.
2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin
loading and switching rate, oscillator type, internal code execution pattern, and temperature also have an impact on the current consumption. The test conditions for all I
DD measurements in active operation mode are:
OSC1 = external square wave, from rail to rail; all I/O pins tri-stated, pulled to V
DD,
MCLR
= VDD; WDT enabled/disabled as specified.
3: The power down current in SLEEP mode does not depend on the oscillator type. Power down current is
measured with the part in SLEEP mode, with all I/O pins in hi-impedence state and tied to V
DD or VSS.
4: For RC osc configuration, current through Rext is not included. The current through the resistor can be
estimated by the formula Ir = V
DD/2Rext (mA) with Rext in kΩ.
5: The current is the additional current consumed when this peripheral is enabled. This current should be
added to the base I
DD or IPD measurement.
1997 Microchip Technology Inc. Preliminary DS30235F-page 83
PIC16C62X(A)
12.3 DC CHARACTERISTICS: PIC16LC62X-04 (Commercial, Industrial, Extended)
Standard Operating Conditions (unless otherwise stated)
Operating temperature –40˚C TA +85˚C for industrial and
0˚C TA +70˚C for commercial and
–40˚C TA +125˚C for extended
Operating voltage V
DD range as described in DC spec Table 12-1 and Table 12-2
Param
No.
Sym Characteristic Min Typ† Max Units Conditions
D001 V
DD Supply Voltage 3.0
2.5
- 6.0
6.0
V XT and RC osc configuration
LP osc configuration
D002 V
DR RAM Data Retention
Voltage (Note 1)
1.5* V Device in SLEEP mode
D003 V
POR VDD start voltage to
ensure Power-on Reset
VSS V See section on Power-on Reset for
details
D004 S
VDD VDD rise rate to ensure
Power-on Reset
0.05* V/ms See section on Power-on Reset for details
D005 V
BOR Brown-out Detect Voltage 3.7 4.0 4.3 V BODEN configuration bit is cleared
D010
D010A
I
DD Supply Current (Note 2)
1.4262.553mAµAXT and RC osc configuration F
OSC = 2.0 MHz, VDD = 3.0V, WDT
disabled (Note 4) LP osc configuration F
OSC = 32 kHz, VDD = 3.0V, WDT
disabled
D015
I
WDT
IBORICOMPIVREF
WDT Current (Note 5) Brown-out Reset Current (Note 5) Comparator Current for each Comparator (Note 5) V
REF Current (Note 5)
– –
– –
6.0
35015425
100 300
µA µA
µA µA
V
DD = 3.0V
BOR
enabled, VDD = 5.0V
V
DD = 3.0V
V
DD = 3.0V
D020 I
PD Power Down Current (Note 3) 0.7 2 µA VDD=3.0V, WDT disabled
D023
I
WDT
IBORICOMPIVREF
WDT Current (Note 5) Brown-out Reset Current (Note 5) Comparator Current for each Comparator (Note 5) V
REF Current (Note 5)
– –
– –
6.0
35015425
100 300
µA µA
µA µA
V
DD=3.0V
BOR
enabled, VDD = 5.0V
V
DD = 3.0V
V
DD = 3.0V
* These parameters are characterized but not tested. † Data in "Typ" column is at 5.0V, 25°C, unless otherwise stated. These parameters are for design guidance
only and are not tested.
Note 1: This is the limit to which V
DD can be lowered in SLEEP mode without losing RAM data.
2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin
loading and switching rate, oscillator type, internal code execution pattern, and temperature also have an impact on the current consumption. The test conditions for all IDD measurements in active operation mode are: OSC1=external square wave, from rail to rail; all I/O pins tristated, pulled to V
DD,
MCLR
= VDD; WDT enabled/disabled as specified.
3: The power down current in SLEEP mode does not depend on the oscillator type. Power down current is mea-
sured with the part in SLEEP mode, with all I/O pins in hi-impedence state and tied to V
DD to VSS.
4: For RC osc configuration, current through Rext is not included. The current through the resistor can be
estimated by the formula Ir = V
DD/2Rext (mA) with Rext in kΩ.
5: The current is the additional current consumed when this peripheral is enabled. This current should be
added to the base I
DD or IPD measurement.
PIC16C62X(A)
DS30235F-page 84 Preliminary 1997 Microchip Technology Inc.
12.4 DC CHARACTERISTICS: PIC16C62X(A) (Commercial, Industrial, Extended) PIC16LC62X (Commercial, Industrial, Extended)
Standard Operating Conditions (unless otherwise stated)
Operating temperature –40˚C TA +85˚C for industrial and
0˚C TA +70˚C for commercial and
–40˚C TA +125˚C for extended
Operating voltage V
DD range as described in DC spec Table 12-1 and Table 12-2
Param.
No.
Sym
Characteristic Min Typ† Max Unit Conditions
VIL
Input Low Voltage
I/O ports
D030 with TTL buffer V
SS - 0.8V
0.15V
DD
V VDD = 4.5V to 5.5V
otherwise
D031 with Schmitt Trigger input V
SS 0.2VDD V
D032 MCLR
, RA4/T0CKI,OSC1 (in
RC mode)
Vss - 0.2VDD V Note1
D033 OSC1 (in XT and HS) Vss - 0.3V
DD V
OSC1 (in LP) Vss - 0.6V
DD-1
.0
V
VIH
Input High Voltage
I/O ports -
D040 with TTL buffer 2.0V
.25V
DD +
0.8V
- V
DD
VDD
V VDD = 4.5V to 5.5V
otherwise
D041 with Schmitt Trigger input 0.8V
DD VDD
D042 MCLR RA4/T0CKI 0.8VDD - VDD V D043 D043A
OSC1 (XT, HS and LP) OSC1 (in RC mode)
0.7V
DD
0.9VDD
- VDD V Note1
D070
IPURB
PORTB weak pull-up current 50 200 400 µA VDD = 5.0V, VPIN = VSS
IIL
Input Leakage Current
(Notes 2, 3) I/O ports (Except PORTA) ±1.0 µA V
SS VPIN VDD, pin at hi-impedance
D060 PORTA - - ±0.5 µA Vss V
PIN VDD, pin at hi-impedance
D061 RA4/T0CKI - - ±1.0 µA Vss V
PIN VDD
D063 OSC1, MCLR - - ±5.0 µA Vss VPIN VDD, XT, HS and LP osc
configuration
VOL
Output Low Voltage
D080 I/O ports - - 0.6 V I
OL=8.5 mA, VDD=4.5V, -40° to +85°C
- - 0.6 V I
OL=7.0 mA, VDD=4.5V, +125°C
D083 OSC2/CLKOUT - - 0.6 V I
OL=1.6 mA, VDD=4.5V, -40° to +85°C
(RC only) - - 0.6 V I
OL=1.2 mA, VDD=4.5V, +125°C
VOH
Output High Voltage (Note 3)
D090 I/O ports (Except RA4) V
DD-0.7 - - V IOH=-3.0 mA, VDD=4.5V, -40° to +85°C
V
DD-0.7 - - V IOH=-2.5 mA,
V
DD=4.5V, +125°C
D092 OSC2/CLKOUT V
DD-0.7 - - V IOH=-1.3 mA, VDD=4.5V, -40° to +85°C
(RC only)
V
DD-0.7 - - V IOH=-1.0 mA,
V
DD=4.5V, +125°C
* These parameters are characterized but not tested. † Data in “Typ” column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance
only and are not tested.
Note 1: In RC oscillator configuration, the OSC1 pin is a Schmitt Trigger input. It is not recommended that the
PIC16C62X(A) be driven with external clock in RC mode.
2: The leakage current on the MCLR
pin is strongly dependent on applied voltage level. The specified levels
represent normal operating conditions. Higher leakage current may be measured at different input voltages.
3: Negative current is defined as coming out of the pin.
1997 Microchip Technology Inc. Preliminary DS30235F-page 85
PIC16C62X(A)
TABLE 12-2: COMPARATOR SPECIFICATIONS
Operating Conditions: Vdd range as described in Table 12-1, -40°C<TA<+125°C. Current consumption is specified in Table 12-1.
TABLE 12-3: VOLTAGE REFERENCE SPECIFICATIONS
Operating Conditions:Vdd range as described in Table 12-1, -40°C<TA<+125°C. Current consumption is specified in Table 12-1.
*
VOD
Open-Drain High Voltage 14* V RA4 pin Capacitive Loading Specs on Output Pins
D100
COSC2
OSC2 pin 15 pF In XT, HS and LP modes when e xternal
clock used to drive OSC1.
D101
Cio
All I/O pins/OSC2 (in RC mode)
50 pF
Characteristics Sym Min Typ Max Units Comments
Input offset voltage ± 5.0 ± 10 mV Input common mode voltage 0 V
DD - 1.5 V
CMRR –35* db Response Time
(1)
150* 400*
600*
nsnsPIC16C62X(A)
PIC16LC62X
Comparator Mode Change to Output Valid
10* µs
* These parameters are characterized but not tested.
Note 1: Response time measured with one comparator input at (VDD - 1.5)/2 while the other input transitions from
V
SS to VDD.
Characteristics Sym Min Typ Max Units Comments
Resolution V
DD/24 VDD/32 LSB
Absolute Accuracy 1/4
1/2
LSB LSB
Low Range (V
RR=1)
High Range (V
RR=0)
Unit Resistor Value (R) 2K* Figure 8-2 Settling Time
(1)
10* µs
* These parameters are characterized but not tested.
Note 1: Settling time measured while VRR = 1 and VR<3:0> transitions from 0000 to 1111.
12.4 DC CHARACTERISTICS: PIC16C62X(A) (Commercial, Industrial, Extended) PIC16LC62X (Commercial, Industrial, Extended) (Cont.)
Standard Operating Conditions (unless otherwise stated)
Operating temperature –40˚C TA +85˚C for industrial and
0˚C TA +70˚C for commercial and
–40˚C TA +125˚C for extended
Operating voltage V
DD range as described in DC spec Table 12-1 and Table 12-2
Param.
No.
Sym
Characteristic Min Typ† Max Unit Conditions
* These parameters are characterized but not tested. † Data in “Typ” column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance
only and are not tested.
Note 1: In RC oscillator configuration, the OSC1 pin is a Schmitt Trigger input. It is not recommended that the
PIC16C62X(A) be driven with external clock in RC mode.
2: The leakage current on the MCLR
pin is strongly dependent on applied voltage level. The specified levels
represent normal operating conditions. Higher leakage current may be measured at different input voltages.
3: Negative current is defined as coming out of the pin.
PIC16C62X(A)
DS30235F-page 86 Preliminary 1997 Microchip Technology Inc.
12.5 Timing Parameter Symbology
The timing parameter symbols have been created with one of the following formats:
FIGURE 12-1: LOAD CONDITIONS
1. TppS2ppS
2. TppS
T
F Frequency T Time Lowercase subscripts (pp) and their meanings:
pp
ck CLKOUT osc OSC1 io I/O port t0 T0CKI mc MCLR Uppercase letters and their meanings:
S
F Fall P Period H High R Rise I Invalid (Hi-impedance) V Valid L Low Z Hi-Impedance
VDD/2
C
L
RL
Pin Pin
V
SS
VSS
CL
RL = 464 C
L = 50 pF for all pins except OSC2
15 pF for OSC2 output
Load condition 1
Load condition 2
1997 Microchip Technology Inc. Preliminary DS30235F-page 87
PIC16C62X(A)
12.6 Timing Diagrams and Specifications
FIGURE 12-2: EXTERNAL CLOCK TIMING
TABLE 12-4: EXTERNAL CLOCK TIMING REQUIREMENTS
Parameter
No.
Sym Characteristic Min Typ† Max Units Conditions
Fos External CLKIN Frequency
(Note 1)
DC 4 MHz XT and RC osc mode, VDD=5.0V DC 20 MHz HS osc mode DC 200 kHz LP osc mode
Oscillator Frequency (Note 1)
DC 4 MHz RC osc mode, VDD=5.0V
0.1 4 MHz XT osc mode 1 20 MHz HS osc mode
DC 200 kHz LP osc mode
1 Tosc External CLKIN Period
(Note 1)
250 ns XT and RC osc mode
50 ns HS osc mode
5 µs LP osc mode
Oscillator Period (Note 1)
250 ns RC osc mode 250 10,000 ns XT osc mode
50 1,000 ns HS osc mode
5 µs LP osc mode
2 TCY Instruction Cycle Time (Note 1) 1.0 Fosc/4 DC µs
TCYS=FOSC/4
3* TosL,
TosH
External Clock in (OSC1) High or Low Time
100* ns XT oscillator, TOSC L/H duty cycle
2* µs LP oscillator, TOSC L/H duty cycle
20* ns HS oscillator, TOSC L/H duty
cycle
4* TosR,
TosF
External Clock in (OSC1) Rise or Fall Time
25* ns XT oscillator 50* ns LP oscillator 15* ns HS oscillator
* These parameters are characterized but not tested. † Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance
only and are not tested.
Note 1: Instruction cycle period (T
CY) equals four times the input oscillator time-base period. All specified values are
based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min." values with an external clock applied to the OSC1 pin. When an external clock input is used, the "Max." cycle time limit is "DC" (no clock) for all devices.
OSC1
CLKOUT
Q4
Q1 Q2
Q3 Q4 Q1
1 3 3
4 4
2
PIC16C62X(A)
DS30235F-page 88 Preliminary 1997 Microchip Technology Inc.
FIGURE 12-3: CLKOUT AND I/O TIMING
TABLE 12-5: CLKOUT AND I/O TIMING REQUIREMENTS
Parameter # Sym Characteristic Min Typ† Max Units Conditions
10* TosH2ckL
OSC1 to CLKOUT
(1)
— —
75—200
400nsns
PIC16C62X(A)
PIC16LC62X
11* TosH2ckH
OSC1 to CLKOUT
(1)
— —
75 —
200 400
ns ns
PIC16C62X(A)
PIC16LC62X
12* TckR
CLKOUT rise time
(1)
— —
35—100
200nsns
PIC16C62X(A)
PIC16LC62X
13* TckF
CLKOUT fall time
(1)
— —
35—100
200nsns
PIC16C62X(A)
PIC16LC62X
14* TckL2ioV
CLKOUT to Port out valid
(1)
20 ns
15* TioV2ckH
Port in valid before CLKOUT
(1)
Tosc +200 ns Tosc +400 ns——
— —
ns ns
PIC16C62X(A)
PIC16LC62X
16* TckH2ioI
Port in hold after CLKOUT
(1)
0 ns
17* TosH2ioV OSC1 (Q1 cycle) to Port out valid
50 150
300nsns
PIC16C62X(A)
PIC16LC62X
18* TosH2ioI OSC1 (Q2 cycle) to Port input invalid
(I/O in hold time)
100 200
— —
— —
ns ns
PIC16C62X(A)
PIC16LC62X
19* TioV2osH Port input valid to OSC1(I/O in setup
time)
0 ns
20* TioR Port output rise time
10 —
40 80
ns ns
PIC16C62X(A)
PIC16LC62X
21* TioF Port output fall time
10 —
40 80
ns ns
PIC16C62X(A)
PIC16LC62X
22* Tinp RB0/INT pin high or low time 25
40
— —
— —
ns ns
PIC16C62X(A)
PIC16LC62X
23 Trbp RB<7:4> change interrupt high or low time T
CY ns
* These parameters are characterized but not tested † Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.
Note 1: Measurements are taken in RC Mode where CLKOUT output is 4 x TOSC
22 23
Note: All tests must be do with specified capacitance loads (Figure 12-1) 50 pF on I/O pins and CLKOUT
OSC1
CLKOUT
I/O Pin (input)
I/O Pin (output)
Q4
Q1
Q2 Q3
10
13
14
17
20, 21
19
18
15
11
12
16
old value
new value
1997 Microchip Technology Inc. Preliminary DS30235F-page 89
PIC16C62X(A)
FIGURE 12-4: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP
TIMER TIMING
FIGURE 12-5: BROWN-OUT RESET TIMING
TABLE 12-6: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP
TIMER REQUIREMENTS
Parameter
No.
Sym Characteristic Min Typ† Max Units Conditions
30 TmcL MCLR Pulse Width (low) 2000 ns
-40
° to +85°C
31 Twdt Watchdog Timer Time-out Period
(No Prescaler)
7* 18 33* ms
VDD = 5.0V, -40° to +85°C
32 Tost Oscillation Start-up Timer Period 1024 T
OSC TOSC = OSC1 period
33 Tpwrt Power-up Timer Period 28* 72 132* ms
VDD = 5.0V, -40° to +85°C
34 T
IOZ I/O hi-impedance from MCLR low 2.0 µs
35 T
BOR Brown-out Reset Pulse Width 100* µs 3.8V VDD 4.2V
* These parameters are characterized but not tested. † Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance
only and are not tested.
VDD
MCLR
Internal
POR
PWRT
Timeout
OSC
Timeout
Internal
RESET
Watchdog
Timer
RESET
33
32
30
31
34
I/O Pins
34
VDD
BVDD
35
PIC16C62X(A)
DS30235F-page 90 Preliminary 1997 Microchip Technology Inc.
FIGURE 12-6: TIMER0 CLOCK TIMING
TABLE 12-7: TIMER0 CLOCK REQUIREMENTS
FIGURE 12-7: LOAD CONDITIONS
Parameter
No.
Sym Characteristic Min Typ† Max Units Conditions
40 Tt0H T0CKI High Pulse Width No Prescaler 0.5 T
CY + 20* ns
With Prescaler 10* ns
41 Tt0L T0CKI Low Pulse Width No Prescaler 0.5 TCY + 20* ns
With Prescaler 10* ns
42 Tt0P T0CKI Period TCY + 40*
N
ns N = prescale value
(1, 2, 4, ..., 256)
* These parameters are characterized but not tested. † Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance
only and are not tested.
41
42
40
RA4/T0CKI
TMR0
VDD/2
C
L
RL
Pin Pin
V
SS
VSS
CL
RL = 464 C
L = 50 pF for all pins except OSC2
15 pF for OSC2 output
Load condition 1
Load condition 2
1997 Microchip Technology Inc. Preliminary DS30235F-page 91
PIC16C62X(A)
13.0 DEVICE CHARACTERIZATION INFORMATION
Not Availab le at this time.
PIC16C62X(A)
DS30235F-page 92 Preliminary 1997 Microchip Technology Inc.
NOTES:
1997 Microchip Technology Inc. Preliminary DS30235F-page 93
PIC16C62X(A)
14.0 PACKAGING INFORMATION
Ceramic CERDIP Dual In-Line Family
Notes:
1. Controlling parameter: inches.
2. Parameter “e1” (“e”) is non-cumulative.
3. Seating plane (standoff) is defined by board hole size.
4. Parameter “B1” is nominal.
Symbol List for Ceramic CERDIP Dual In-Line Package Parameters
Symbol Description of Parameters
α Angular spacing between min. and max. lead positions measured at the gauge plane
A Distance between seating plane to highest point of body (lid) A1 Distance between seating plane and base plane A2 Distance from base plane to highest point of body (lid) A3 Base body thickness
B Width of terminal leads B1 Width of terminal lead shoulder which locate seating plane (standoff geometry optional)
C Thickness of terminal leads
D Largest overall package parameter of length D1 Body width parameters not including leads
E Largest overall package width parameter outside of lead E1 Body width parameter - end lead center to end lead center eA Linear spacing of true minimum lead position center line to center line eB Linear spacing between true lead position outside of lead to outside of lead
e1 Linear spacing between center lines of body standoffs (terminal leads)
L Distance from seating plane to end of lead N Total number of potentially usable lead positions S Distance from true position center line of Number 1 lead to the extremity of the body
S1 Distance from other end lead edge positions to the extremity of the body
PIC16C62X(A)
DS30235F-page 94 Preliminary 1997 Microchip Technology Inc.
14.1 18-Lead Ceramic CERDIP Dual In-line with Window (300 mil)
Package Group: Ceramic CERDIP Dual In-Line (CDP)
Symbol
Millimeters Inches
Min Max Notes Min Max Notes
α 0° 10° 0° 10°
A 5.080 0.200 A1 0.381 1.7780 0.015 0.070 A2 3.810 4.699 0.150 0.185 A3 3.810 4.445 0.150 0.175
B 0.355 0.585 0.014 0.023 B1 1.270 1.651 Typical 0.050 0.065 Typical
C 0.203 0.381 Typical 0.008 0.015 Typical
D 22.352 23.622 0.880 0.930
D1 20.320 20.320 Reference 0.800 0.800 Reference
E 7.620 8.382 0.300 0.330 E1 5.588 7.874 0.220 0.310 e1 2.540 2.540 Reference 0.100 0.100 Reference eA 7.366 8.128 Typical 0.290 0.320 Typical eB 7.620 10.160 0.300 0.400
L 3.175 3.810 0.125 0.150 N 18 18 18 18 S 0.508 1.397 0.020 0.055
S1 0.381 1.270 0.015 0.050
N
Pin No. 1 Indicator Area
E1
E
S
D
B1
B
D1
Base Plane
Seating Plane
S1
A1
A3
A
L
α
C
e
A
eB
e1
A2
1997 Microchip Technology Inc. Preliminary DS30235F-page 95
PIC16C62X(A)
Plastic Dual In-Line Family
Notes:
1. Controlling parameter: inches.
2. Parameter “e1” (“e”) is non-cumulative.
3. Seating plane (standoff) is defined by board hole size.
4. Parameter “B1” is nominal.
5. Details of pin Number 1 identifier are optional.
6. Parameters “D + E1” do not include mold flash/protrusions. Mold flash or protrusions shall not exceed .010 inches.
Symbol List for Plastic In-Line Package Parameters
Symbol Description of Parameters
α Angular spacing between min. and max. lead positions measured at the gauge plane
A Distance between seating plane to highest point of body A1 Distance between seating plane and base plane A2 Base body thickness
B Width of terminal leads B1 Width of terminal lead shoulder which locate seating plane (standoff geometry optional)
C Thickness of terminal leads
D Largest overall package parameter of length D1 Body length parameter - end lead center to end lead center
E Largest overall package width parameter outside of lead E1 Body width parameters not including leads eA Linear spacing of true minimum lead position center line to center line eB Linear spacing between true lead position outside of lead to outside of lead
e1 Linear spacing between center lines of body standoffs (terminal leads)
L Distance from seating plane to end of lead N Total number of potentially usable lead positions S Distance from true position center line of Number 1 lead to the extremity of the body
S1 Distance from other end lead edge positions to the extremity of the body
PIC16C62X(A)
DS30235F-page 96 Preliminary 1997 Microchip Technology Inc.
14.2 18-Lead Plastic Dual In-line (300 mil)
Package Group: Plastic Dual In-Line (PLA)
Symbol
Millimeters Inches
Min Max Notes Min Max Notes
A 4.064 0.160 A1 0.381 0.015 – A2 3.048 3.810 0.120 0.150
B 0.355 0.559 0.014 0.022 B1 1.524 1.524 Reference 0.060 0.060 Reference
C 0.203 0.381 Typical 0.008 0.015 Typical
D 22.479 23.495 0.885 0.925
D1 20.320 20.320 Reference 0.800 0.800 Reference
E 7.620 8.255 0.300 0.325 E1 6.096 7.112 0.240 0.280
e1 2.489 2.591 Typical 0.098 0.102 Typical eA 7.620 7.620 Reference 0.300 0.300 Reference eB 8.128 9.906 0.320 0.390
L 3.048 3.556 0.120 0.140 N 18 18 18 18 S 0.889 0.035
S1 0.127 0.005
N
Pin No. 1 Indicator Area
E1
E
S
D
B1
B
D1
Base Plane
Seating Plane
S1
A1
A2
A
L
e1
C
eA eB
1997 Microchip Technology Inc. Preliminary DS30235F-page 97
PIC16C62X(A)
Plastic Small Outline Family
Notes:
1. Controlling parameter: inches.
2. All packages are gull wing lead form.
3. "D" and "E" are reference datums and do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .006 package ends and .010 on sides.
4. The chamfer on the body is optional. If it is not present, a visual index feature must be located within the cross-hatched area to indicate pin 1 position.
5. Terminal numbers are shown for reference.
Symbol List for Small Outline Package Parameters
Symbol Description of Parameters
α Angular spacing between min. and max. lead positions measured at the gauge plane A Distance between seating plane to highest point of body
A1 Distance between seating plane and base plane
B Width of terminals C Thickness of terminals D Largest overall package parameter of length E Largest overall package width parameter not including leads
e Linear spacing of true minimum lead position center line to center line
H Largest overall package dimension of width
L Length of terminal for soldering to a substrate
N Total number of potentially usable lead positions
CP Seating plane coplanarity
PIC16C62X(A)
DS30235F-page 98 Preliminary 1997 Microchip Technology Inc.
14.3 18-Lead Plastic Surface Mount (SOIC - Wide, 300 mil Body)
Package Group: Plastic SOIC (SO)
Symbol
Millimeters Inches
Min Max Notes Min Max Notes
α 0° 8° 0° 8° A 2.362 2.642 0.093 0.104
A1 0.101 0.300 0.004 0.012
B 0.355 0.483 0.014 0.019 C 0.241 0.318 0.009 0.013 D 11.353 11.735 0.447 0.462 E 7.416 7.595 0.292 0.299
e 1.270 1.270 Reference 0.050 0.050 Reference
H 10.007 10.643 0.394 0.419
h 0.381 0.762 0.015 0.030 L 0.406 1.143 0.016 0.045
N 18 18 18 18
CP 0.102 0.004
B
e
N
Index Area
Chamfer h x 45°
α
E
H
1
2
3
CP
h x 45°
C
L
Seating Plane
Base Plane
D
A1
A
1997 Microchip Technology Inc. Preliminary DS30235F-page 99
PIC16C62X(A)
14.4 20-Lead Plastic Surface Mount (SSOP - 209 mil Body 5.30 mm)
Package Group: Plastic SSOP
Symbol
Millimeters Inches
Min Max Notes Min Max Notes
α 0° 8° 0° 8° A 1.730 1.990 0.068 0.078
A1 0.050 0.210 0.002 0.008
B 0.250 0.380 0.010 0.015 C 0.130 0.220 0.005 0.009 D 7.070 7.330 0.278 0.289 E 5.200 5.380 0.205 0.212 e 0.650 0.650 Reference 0.026 0.026 Reference H 7.650 7.900 0.301 0.311 L 0.550 0.950 0.022 0.037 N 20 20 20 20
CP - 0.102 - 0.004
Index
area
N
H
1 2 3
E
e
B
CP
D
A
A1
Base plane
Seating plane
L
C
α
PIC16C62X(A)
DS30235F-page 100 Preliminary 1997 Microchip Technology Inc.
14.5 Package Marking Information
Legend: MM...M Microchip part number information
XX...X Customer specific information* AA Year code (last 2 digits of calendar year) BB Week code (week of January 1 is week ‘01’) C Facility code of the plant at which wafer is manufactured
C = Chandler, Arizona, U.S.A. D Mask revision number E Assembly code of the plant or country of origin in which
part was assembled
Note: In the event the full Microchip part number cannot be marked on one line,
it will be carried over to the next line thus limiting the number of available characters for customer specific information.
* Standard OTP marking consists of Microchip part number, year code, week
code, facility code, mask rev#, and assembly code. For OTP marking beyond this, certain price adders apply. Please chec k with your Microchip Sales Office. For QTP devices, any special marking adders are included in QTP price.
20-Lead SSOP
XXXXXXXXXX
AABBCDE
XXXXXXXXXX
XXXXXXXX XXXXXXXX
AABBCDE
18-Lead CERDIP Windowed
18-Lead SOIC (.300")
XXXXXXXXXXXX
AABBCDE
XXXXXXXXXXXX
XXXXXXXXXXXX
XXXXXXXXXXXXXXXX XXXXXXXXXXXXXXXX
AABBCDE
18-Lead PDIP
Example
-04I / 218 9551 CBP
PIC16C622A
16C622
/JW
9501 CBA
Example
Example
-04I / S0218 9518 CDK
PIC16C622
PIC16C622A
-04I / P456 9523 CBA
Example
Loading...