2.7V 12-Bit A/D Converter with SPI® Serial Interface
FEATURES
• 12-bit resolution
• ±1 LSB max DNL
• ±1 LSB max INL (MCP3201-B)
• ±2 LSB max INL (MCP3201-C)
• On-chip sample and hold
®
• SPI
serial interface (modes 0,0 and 1,1)
• Single supply operation: 2.7V - 5.5V
• 100ksps max. sampling rate at VDD = 5V
• 50ksps max. sa mpling rate at V
= 2.7V
DD
• Low power CMOS technology
- 500nA typical standby current, 2µA max.
- 400µA max. active current at 5V
• Industrial temp range: -40°C to +85°C
• 8-pin PDIP, SOIC and TSSOP packages
APPLICATIONS
• Sensor Interface
• Process Control
• Data Acquisition
• Battery Operated Systems
DESCRIPTION
PAC K AGE TYPES
PDIP
SOIC, TSSOP
V
REF
IN+
IN–
V
V
SS
REF
IN+
IN–
V
SS
MCP3201
1
2
3
4
1
2
3
4
8
V
DD
7
CLK
6
D
OUT
CS/SHDN
5
MCP3201
8
V
DD
7
CLK
6
D
OUT
5
CS/SHDN
FUNCTIONAL BLOCK DIAGRAM
V
V
REF
DD
V
SS
The Microchip Technology Inc. MCP3201 is a succes-
DAC
sive approximation 12-bit Analog-to-Digital (A/D) Converter with on-board sample and hold circuitry. The
device provides a single pseudo-differential input. Differential Nonlinearity (DNL) is specified at ±1 LSB, and
Integral Nonlinearity (INL) is offered in ±1 LSB
(MCP3201-B) and ±2 LSB (MCP3201-C) versions.
Communication with the device is done using a simple
serial interface compatible with the SPI protocol. The
device is capable of sample rates of up to 100ksps at a
clock rate of 1.6MHz. The MCP3201 operates over a
IN+
IN-
Sample
and
Hold
Control Logic
CS/SHDN
Comparator
CLK
12-Bit SAR
Shift
Register
D
OUT
broad voltage range (2.7V - 5.5V). Low current design
permits operation with typical standby and active currents of only 500nA and 300µA, respectively. The
device is offered in 8-pin PDIP, TSSOP and 150mil
SOIC packages.
Storage temperature..........................-65°C to +150°C
Ambient temp. with power applied......-65°C to +125°C
Soldering temperature of leads (10 seconds)..+300°C
ESD protection on all pins...................................> 4kV
*Notice: Stresses above those listed under “Maximum ratings” may
cause permanent damage to the device. This is a stress rating only and
functional operation of the device at those or any other conditions
above those indicated in the operational listin gs of this spe cificat ion is
not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.
...... -0.6V to VDD +0.6V
SS
NAMEFUNCTION
V
DD
V
SS
IN+
INCLK
D
OUT
CS/SHDN
V
REF
+2.7V to 5.5V Power Supply
Ground
Positive Analog Input
Negative Analog Input
Serial Clock
Serial Data Out
Chip select/Shutdown Input
Reference Voltage Input
ELECTRICAL CHARACTERISTICS
All parameters apply at VDD = 5V, VSS = 0V, V
and f
CLK
= 16*f
unless otherwise noted.
SAMPLE
PARAMETERSYMBOLMIN.TYP.MAX.UNITSCONDITIONS
Convers ion Rate
Conversion Timet
Analog Input Sample Timet
Throughput Ratef
CONV
SAMPLE
SAMPLE
DC Accuracy
Resolution12bits
Integral NonlinearityINL±0.75
Different ial Nonlinea rityDNL±0.5±1LSBNo missing codes over tem-
Offset Error±1.25±3LSB
Gain Error±1.25±5LSB
Dynamic Performance
Total Harmonic Distortion-82dBV
Signal to Noise and Distortion
(SINAD)
Spurious Free Dynamic Range86dBV
Reference Input
Voltage Range0.25V
Current Drain100
Analog Inputs
Input Voltage Range (IN+)IN-V
Input Voltage Range (IN-)V
Leakage Current0.001±1µA
Switch ResistanceR
Sample CapacitorC
SS
SAMPLE
REF
= 5V, T
= -40°C to +85°C, f
AMB
12clock
1.5clock
100
50
±1
±1
±2
72dBV
DD
150
.001
-100VSS+100mV
SS
3
+IN-V
REF
1KΩSee Figure 4-1
20pFSee Figure 4-1
= 100ksps
SAMPLE
cycles
cycles
ksps
ksps
LSB
LSB
V
= V
DD
REF
V
= V
DD
REF
MCP3201-B
MCP3201-C
perature
= 0.1V to 4.9V@1kHz
IN
= 0.1V to 4.9V@1kHz
IN
= 0.1V to 4.9V@1kHz
IN
VNote2
µA
µACS
= VDD = 5V
= 5V
= 2.7V
DS21290B-page 2Preliminary 1999 Microchip Technology Inc.
MCP3201
ELECTRICAL CHARACTERISTICS (CONTINUED)
All parameters apply at VDD = 5V, VSS = 0V, V
and f
CLK
= 16*f
unless otherwise noted.
SAMPLE
PARAMETERSYMBOLMIN.TYP.MAX.UNITSCONDITIONS
Digital Input/Output
Data Coding FormatStraight Binary
High Level Input VoltageV
CLK Fall To Output Data Validt
CLK Fall To Output Enablet
CS
Rise To Output Disablet
CS Disable Timet
D
Rise Timet
OUT
D
Fall Timet
OUT
CLK
t
SUCS
DIS
CSH
HI
LO
DO
EN
R
F
Power Requirements
Operating VoltageV
Operating Current
Standby CurrentI
I
DDS
DD
DD
Note 1: This parameter is guaranteed by characterization and not 100% tested.
2: See graph that relates linearity performance to V
3: Because the sample cap will eventually lose charge, effective clock rates below 10kHz can affect linearity
performance, especially at elevated temperatures. See Section 6.2 for more informatio n.
REF
0.7 V
= 5V, T
= -40°C to +85°C, f
AMB
DD
0.3 V
DD
SAMPLE
V
V
= 100ksps
4.1VIOH = -1mA, VDD = 4.5V
0.4VIOL = 1mA, VDD = 4.5V
-1010µAVIN = VSS or V
-1010µAV
= VSS or V
OUT
DD
10pFVDD = 5.0V (Note 1)
T
= 25°C, f = 1 MHz
AMB
1.6
0.8
MHz
MHz
VDD = 5V (Note 3)
VDD = 2.7V (Note 3)
312ns
312ns
100ns
200nsSee Test Circuits, Figure 1-2
200nsSee Test C i rcuits, Figu re 1-2
100nsSee Test C i rcuits, Figu re 1-2