MECHANICAL CHARACTERISTICS
RELIABLITY6
INTERNATIONAL STANDARDS7
SAFETY7-1
EMC7-2
Environment7-3
PACKING8
DESIGNATION OF LOT MARK8-1
PACKING FORM8-2
APPENDIX-1,2,3A
PRECAUTIONS9
APPENDIX. Enhanced Extended Display Identification Data A
17-20
21
22
22
22
23
23
24-26
27-28
29-31
2/ 31
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Update EDID(Check sum : B3˧71)29-31
Update Electric Characteristics table6Dec. 27, 20100.2
Update Signal Timing DCLK Min/Max
Update Power Sequence T7 3ms ˧2ms13
EDID
ver
0.0
0.1
17
Ver. 1.0Jan. 25, 2011
Update Mechanical Characteristics
Update Panel to Bezel size20
Update Drawing18Jan. 18, 20110.3
Final Draft-Jan. 25, 20111.0
3/ 31
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
1. General Description
The LP156WH4 is a Color Active Matrix Liquid Crystal Display with an integral LED backlight system. The
matrix employs a-Si Thin Film Transistor as the active element. It is a transmissive type d i spla y operating in
the normally white mode. This TFT-LCD has 15.6 inches diagonally measured active display area with HD
resolution (1366 horizontal by 768 vertical pixel array). Each pixel is divided into Red, Green and Blue subpixels or dots which are arranged in vertical stripes. Gray scale or the brightness o f the sub-pixel color is
determined with a 6-bit gray scale signal for each dot, thus, presenting a palette of more than 262,144
colors. The LP156WH4 has been designed to apply the interface method that enables low power, high
speed, low EMI. The LP156WH4 is intended to support applications where thin thickness, low power are
critical factors and graphic displays are important. In combination with the vertical arr angement of the subpixels, the LP156WH4 characteristics provide an excellent fla t display for office automation products such
as Notebook PC.
The LP156WH4 requires two power inputs. The first logic is employed to power the LCD electronics and to
drive the TFT array and liquid crystal. The second backlight is the input about LED BL.with LED Driver.
www.panelook.com
LP156WH4
Liquid Crystal Display
Product Specification
Table 2. ELECTRICAL CHARACTERISTICS
LOGIC :
Power Supply Input Current
(Even)
BACKLIGHT : ( with LED Driver)
SymbolParameter
Values
MaxTypMin
CCPower Supply Input Voltage
CCMosaic
Black3mA
ICC_max
CCPower Consumption
CC_PPower Supply Inrush Current
LVDSLVDS Impedance
EDIDEDID Input Voltage
EDIDEDID Input Current
LEDLED Power Input Voltage
LEDLED Power Input Current
LEDLED Power Consumption
-
380330
11010090Z
ȳ
V3.63.33.0V
mA10--I
V21.012.07.0V
mA290275-I
W3.73.3-P
NotesUnit
1V3.63.33.0V
2mA320275-I
2W1.10.9-P
4mA1500--I
5
6
7
7
LED_PLED Power Inrush Current
PWM Jitter
PWM High Level Voltage
PWM Low Level Voltage
Ver. 1.0Jan. 25, 2011
-
PWMPWM Impedance
PWMPWM Frequency
PWM_H
PWM_L
PWMLED_EN Impedance
LED_EN_HLED_EN High Voltage
LED_EN_LLED_EN Low Voltage
mA1000--I
%100-5PWM Duty Ratio
%0.3-0
8
9
10
kȳ604020Z
Hz1000-200F
11
V5.3-3.0V
V0.5-0V
kȳ604020Z
V5.3-3.0V
V0.5-0V
12Hrs--15,000Life Time
6/ 31
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
Note)
1. The measuring position is the connector of LCM and the test condition is under 25, fv = 60Hz,
Black pattern.
2. The specified Icc current and power consumption are under
the Vcc = 3.3V , 25, fv = 60Hz condition whereas Mosaic pattern
is displayed and fv is the frame frequency.
(Max current pattern is Black, measured by Multi-Meter=EVEN)
3. This spec. is the max load condition for the cable impedance designing. (Measured by multi-meter=EVEN)
4. The below figures are the measuring Vcc condition and the Vcc control block by LGD used.
The Vcc condition is same the minimum of T1 at Power on sequence.
www.panelook.com
LP156WH4
Liquid Crystal Display
Product Specification
Rising time
Vcc
0V
10%
90%
3.3V
0.5ms
5. This impedance value is needed to proper display and measured form LVDS Tx to the mating connector.
6. The measuring position is the connector of LCM and the test conditions are under 25.
7. The current and power consumption with LED Driver are under the V
LED = 12.0V , 25, Dimming of
Max luminance whereas White pattern is displayed and fv is the frame frequency.
8. The below figures are the measuring V
and the V
V
LED control block is same with Vcc control block.
LED control block LGD used.
LED condition
Rising time
V
LED
90%
7~21.0V
0V
10%
0.5ms
9. The operation of LED Driver below minimum dimming ratio may cause flickering or reliability issue.
10. If Jitter of PWM is bigger than maximum. It may cause flickering.
11. This Spec. is not effective at 100% dimming ratio as an exception because it has DC level equivalent
to 0Hz. In spite of acceptable range as defined, the PWM Frequency should be fixed and stable for
more consistent brightness control at any specific level desired.
12. The life time is determined as the time at which brightness of LCD is 50% compare to that of minimum
value specified in table 7. under general user condition.
Ver. 1.0Jan. 25, 2011
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
7/ 31
www.panelook.com
Global LCD Panel Exchange Center
3-2. Interface Connections
This LCD employs two interface connections, a 40 pin connector used for the module electronics interface and
the other connector used for the integral backlight system.
Table 3. MODULE CONNECTOR PIN CONFIGURATION (CN1)
No ConnectionNC1
LCD Logic and driver power (3.3V Typ.)VCC2
LCD Logic and driver power (3.3V Typ.)VCC3
DDC Power (3.3V)V EEDID4
No ConnectionNC5
DDC ClockClk EEDID6
DDC DataDATA EEDID7
Negative LVDS differential data inputORX0-8
Positive LVDS differential data inputORX0+9
CM GroundGND10
L
Negative LVDS differential data inputORX1-11
Positive LVDS differential data inputORX1+12
LCM GroundGND13
Negative LVDS differential data inputORX2-14
Positive LVDS differential data inputORX2+15
LCM GroundGND16
Negative LVDS differential clock inputORXC-17
Positive LVDS differential clock inputORXC+18
LCM GroundGND19
No ConnectionNC20
NCNo Connection21
CM GroundGND19
L
No ConnectionNC23
No ConnectionNC24
LCM GroundGND19
No ConnectionNC26
No ConnectionNC27
LCM GroundGND19
No ConnectionNC29
No ConnectionNC30
31
32
33
35
36
37
38
39
40
LED_EN
NC
LCM Ground (LED Backlight Ground)GND
LCM Ground (LED Backlight Ground)GND
LCM Ground (LED Backlight Ground)GND
No ConnectionNC34
System PWM Signal input for dimmingPWM
LED Backlight On/Off
No Connection
LED Backlight Power (7V-21V)VLED
LED Backlight Power (7V-21V)VLED
LED Backlight Power (7V-21V)VLED
www.panelook.com
Product Specification
LP156WH4
Liquid Crystal Display
NotesDescriptionSymbolPin
[Interface Chip]
1. LCD :
SiW, SW0624(LCD Controller)
Including LVDS Receiver.
2. System : THC63LVDF823A or equivalent
* Pin to Pin compatible with LVDS
[Connector]
Hirose KN38A-40S-0.5H
[Mating Connector]
20453-040T, I-Pex or equivalent
[Connector pin arrangement]
40
[LCD Module Rear View]
1
Ver. 1.0Jan. 25, 2011
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
8/ 31
www.panelook.com
Global LCD Panel Exchange Center
3-3. LVDS Signal Timing Specifications
3-3-1. DC Specification
www.panelook.com
LP156WH4
Liquid Crystal Display
Product Specification
Description
LVDS Common mode Voltage
LVDS Input Voltage Range
3-3-2. AC Specification
LVDS Clock to Data Skew Margin
Symb
ol
ID
CM
IN
SKEW
SKEW
NotesUnitMaxMin
|LVDS Differential Voltage
-mV600100|V
-V1.80.6V
-V2.10.3V
NotesUnitMaxMinSymbolDescription
85MHz > Fclk ˻
65MHz
65MHz > Fclk ˻
25MHz
- 600
ps+ 400- 400t
ps+ 600t
LVDS Clock to Clock Skew Margin (Even
to Odd)
SKEW_EO
Maximum deviation
of input clock frequency during SSC
DEV
Maximum modulation frequency
of input clock during SSC
Ver. 1.0Jan. 25, 2011
MOD
-1/7
+ 1/7t
T
clk
%· 3-F
KHz200-F
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
-
-
-
9/ 31
www.panelook.com
Global LCD Panel Exchange Center
Freq.
www.panelook.com
LP156WH4
Liquid Crystal Display
Product Specification
< Clock skew margin between channel >
F
max
F
center
F
min
3-3-3. Data Format
1) LVDS 1 Port
RCLK+
RA+/-
R3R2
R1R0
X
m
tvk
< Spread Spectrum >
G0R5R4R3R2R1R0
m
G0
QGm
kl}
Time
R5R4
RB+/-
RC+/-
RD+/-
G4G3
B5B4
G7G6
Previous (N-1)th CycleNext(N+1)th Cycle
G2G1
B3B2
R7R6
B1B0G5G4G3G2G1
DE VSYNC HSYNCB5B4B3B2
XB7B6G7G6R7R6
Current (Nth) Cycle
B1
DE
X
< LVDS Data Format >
Ver. 1.0Jan. 25, 2011
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
B0G5
VSYNC HSYNC
B7B6
10 / 31
www.panelook.com
Loading...
+ 21 hidden pages
You need points to download manuals.
1 point = 1 manual.
You can buy points or you can get point for every manual you upload.