One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
1/32
www.panelook.com
Global LCD Panel Exchange Center
www.panelook.com
LM215WF2
Liquid Crystal Display
Product Specification
Contents
NoITEM
COVER
CONTENTS
RECORD OF REVISIONS
1GENERAL DESCRIPTION
2ABSOLUTE MAXIMUM RATINGS
3ELECTRICAL SPECIFICATIONS
3-1ELECTRICAL CHARACTREISTICS
3-2INTERFACE CONNECTIONS
3-3SIGNAL TIMING SPECIFICATIONS
3-4SIGNAL TIMING WAVEFORMS
3-5COLOR INPUT DATA REFERNECE
3-6POWER SEQUENCE
3-7V
4OPTICAL SFECIFICATIONS
Power Dip Condition
LCD
Page
1
2
3
4
5
6
6
9
14
15
16
17
18
19
5MECHANICAL CHARACTERISTICS
6RELIABLITY
7INTERNATIONAL STANDARDS
7-1SAFETY
7-2EMC
7-3ENVIRONMENT
8PACKING
8-1DESIGNATION OF LOT MARK
8-2PACKING FORM
9PRECAUTIONS31
25
28
29
29
29
29
30
30
30
Ver. 1.0Nov. 29 . 2010
2/32
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
www.panelook.com
LM215WF2
Liquid Crystal Display
Product Specification
RECORD OF REVISIONS
Revision
No
0.0Aug. 30.2010-First Draft(Preliminary)
1.0Nov. 29.2010-Final specification
Revision DatePageDescription
Ver. 1.0Nov. 29 . 2010
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
3/32
www.panelook.com
Global LCD Panel Exchange Center
1. General Description
LM215WF2 is a Color Active Matrix Liquid Crystal Display with an integral Cold Cathode Fluorescent
Lamp(CCFL) backlight system. The matrix employs a-Si Thin Film Transistor as the activ e element.
It is a transmissive type display operating in the normally black mode. It has a 21.5 inch diagonally measured
active display area with FHD resolution (1080 vertical by 1920horizontal pixel array)
Each pixel is divided into Red, Green and Blue sub-pixels or dots which are arranged in vertical stripes.
Gray scale or the brightness of the sub-pixel color is determined with a 8-bit gray scale signal for each dot,
thus, presenting a palette of more than 16,7M colors with A-FRC(Adv anced Frame Rate Control).
It has been designed to apply the 8Bit 2 port LVDS interface.
It is intended to support displays where high brightness, super wide viewing angle,
high color saturation, and high color are important.
www.panelook.com
LM215WF2
Liquid Crystal Display
Product Specification
RGB
LVDS
2port
+12.0V
CN1
(30pin)
+12.0V
Timing
Controller
Power Circuit
G1
Gate Driver Circuit
G1080
Block
V
Lamp
V
Lamp
General Features
CN2, (2PIN)
CN3, (2PIN)
[Figure1]Blockdiagram
Active Screen Size21.46 inches(545.22mm) diagonal
Outline Dimension495.6(H) x 292.2(V) x 16.5(D) mm (Typ.)
Pixel Pitch0.2475 mm x 0.2475mm
Source Driver Circuit
S1S1920
TFT - LCD Panel
(1920 RGB 1080 pixels)
Back light Assembly
(2CCFL)
Pixel Format1920 horiz. By 1080 vert. Pixels RGB stripes arrangement
Power ConsumptionTotal 18.46 Watt (Typ.) ( 3.66 Watt
@VLCD, 14.8 Watt @ I
= 12.5mA)
BL
Weight2450 g (typ.)
Display Operating ModeTransmissive mode, normally black
Surface TreatmentHard coating(3H), Anti-Glare treatment of the front polarizer
Ver. 1.0Nov. 29 . 2010
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
4/32
www.panelook.com
Global LCD Panel Exchange Center
2. Absolute Maximum Ratings
The following are maximum values which, if exceeded, may cause faulty operation or damage to the unit.
Table 1. ABSOLUTE MAXIMUM RATINGS
www.panelook.com
LM215WF2
Liquid Crystal Display
Product Specification
ParameterSymbol
Power Input Voltage
Operating Temperature
Storage Temperature
Operating Ambient Humidity
Storage Humidity
VLCD
TOP
TST
HOP
HST
Values
MinMax
-0.314
050
-2060
1090
1090
UnitsNotes
Vdcat 25 ± 2C
C
C
%RH
%RH
Note : 1. Temperature and relative humidity range are shown in the figure below.
Wet bulb temperature should be 39 C Max, and no condensation of water.
Note : 2. Maximum Storage Humidity is up to 40, 70% RH only for 4 corner light leakage Mura.
90%
60
60%
Wet Bulb
Temperature [C]
10
0
20
50
40
40%
30
Humidity [(%)RH]
10%
Storage
Operation
1, 2
10203040506070800-20
Dry Bulb Temperature [C]
[ Figure 2 ] Temperature and relative humidity
Ver. 1.0Nov. 29 . 2010
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
5/32
www.panelook.com
Global LCD Panel Exchange Center
3. Electrical Specifications
3-1. Electrical Characteristics
It requires two power inputs. One is employed to power the LCD electronics and to drive the TFT array and
liquid crystal. The second input power for the CCFL, is typically generated by an inverter. The inverter is an
external unit to the LCDs.
Table 2. ELECTRICAL CHARACTERISTICS
www.panelook.com
LM215WF2
Liquid Crystal Display
Product Specification
ParameterSymbol
MODULE :
Power Supply Input VoltageV
Permissive Power Input RippleV
at 0 C
Operating Frequency
Discharge Stabilization Time
Power Consumption
Life Time
fBL
Ts
PBL
40-70
50,000Hrs4, 10
Values
14.816.3
mA
1150V
1550V
3
UnitNotes
ohm
V
RMS
RMS
RMS
RMS
kHz7
Min4, 8
Watt9
4, 5
4
Note : The design of the inverter must have specifications for the lamp in LCD Assembly.
The performance of the Lamp in LCM, for example life time or brightness, is extremely influenced by
the characteristics of the DC-AC inverter. So all the parameters of an inverter should be carefully
designed so as not to produce too much leakage current from high-voltage output of the inverter.
When you design or order the inverter, please make sure unwanted lighting caused by the mismatch
of the lamp and the inverter (no lighting, flicker, etc) never occurs. When you confirm it, the LCD–
Assembly should be operated in the same condition as installed in you instrument.
Ver. 1.0Nov. 29 . 2010
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
6/32
www.panelook.com
Global LCD Panel Exchange Center
Note. Do not attach a conducting tape to lamp connecting wire. If the lamp wire attach to a conducting tape,
TFT-LCD Module has a low luminance and the inverter has abnormal action. Because leakage current
is occurred between lamp wire and conducting tape.
1. The specified current and power consumption are under the V
whereas mosaic pattern(8 x 6) is displayed and f
2. The current is specified at the maximum current pattern. See the figure 3.
3. The duration of rush current is about 5ms and rising time of power Input is 500us ± 20%.(min.).
4. Specified values are for a single lamp.
5. Operating voltage is measured at 25 ± 2C, and follows as below condition.
The variance of the voltage is ± 10%. (Based on single Lamp.)
The variance of the voltage is ± 20%. (Based on system & Test equipment tolerance.)
6. The voltage above V
(Inverter open voltage must be more than lamp starting voltage.)
Otherwise, the lamps may not be turned on. The used lamp current is the lamp typical current.
7. The output of the inverter must have symmetrical(negative and positive) voltage waveform and
symmetrical current waveform (Unsymmetrical ratio is less than 10%). Please do not use the inverter
which has unsymmetrical voltage and unsymmetrical current and spike wave.
Lamp frequency may produce interface with horizontal synchronous frequency and as a result this may
cause beat on the display. Therefore lamp frequency shall be as away possible from the horizontal
synchronous frequency and from its harmonics in order to prevent interference.
8. Let’s define the brightness of the lamp after being lighted for 5 minutes as 100%.
is the time required for the brightness of the center of the lamp to be not less than 95%.
T
S
The used lamp current is the lamp typical current.
9. The lamp power consumption shown above does not include loss of external inverter.
The used lamp current is the lamp typical current. (P
10. The life is determined as the time at which brightness of the lamp is 50% compared to that of initial
value at the typical lamp current on condition of continuous operating at 25 ± 2C.
11. Requirements for a system inverter design, which is intended to have a better display performance,
a better power efficiency and a more reliable lamp, are following.
It shall help increase the lamp lifetime and reduce leakage current.
a. The asymmetry rate of the inverter waveform should be less than 10%.
b. The distortion rate of the waveform should be within √2 10%.
* Inverter output waveform had better be more similar to ideal sine wave.
should be applied to the lamps for more than 1 second for start-up.
S
www.panelook.com
Product Specification
is the frame frequency.
V
= VBLx IBLx N
BL
LM215WF2
Liquid Crystal Display
=12V, 25 ± 2C,fV=60Hz condition
LCD
)
Lamp
* Asymmetry rate:
I p
|I
p–I–p
|/I
rms
x 100%
* Distortion rate
I -p
(or I–p)/I
I
p
rms
12. The inverter which is combined with this LCM, is highly recommended to connect coupling(ballast)
condenser at the high voltage output side. When you use the inverter which has not coupling(ballast)
condenser, it may cause abnormal lamp lighting because of biased mercury as time goes.
13. Permissive power ripple should be measured under V
=12.0V, 25C, fV(frame frequency)=MAX
LCD
condition and At that time, we recommend the bandwidth configuration of oscilloscope is to be under
20Mhz. See the figure 3.
14. In case of edgy type back light with over 4 parallel lamps, input current and voltage wave form should
be synchronized
Ver. 1.0Nov. 29 . 2010
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
7/32
www.panelook.com
Global LCD Panel Exchange Center
www.panelook.com
LM215WF2
Liquid Crystal Display
Product Specification
• Permissive Power input ripple (V
White pattern
• Power consumption (V
=12V, 25C, fV (frame frequency=60Hz condition)
LCD
=12.0V, 25C, fV(frame frequency)=MAX condition)
LCD
Black pattern
Typical power Pattern
[ Figure 3 ] Mosaic pattern & White Pattern for power consumption measurement
Ver. 1.0Nov. 29 . 2010
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
- Mating Connector : FI-XC30C2L (Manufactured by JAE) or Equivalent
Table 3 MODULE CONNECTOR(CN1) PIN CONFIGURATION
NoSymbolDescriptionNoSymbolSymbol
www.panelook.com
LM215WF2
Liquid Crystal Display
Product Specification
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
FR0M
FR0P
FR1M
FR1P
FR2M
FR2P
GND
FCLKINM
FCLKINP
FR3M
FR3P
SR0M
SR0P
GND
SR1M
Minus signal of odd channel 0 (LVDS)
Plus signal of odd channel 0 (LVDS)
Minus signal of odd channel 1 (LVDS)
Plus signal of odd channel 1 (LVDS)
Minus signal of odd channel 2 (LVDS)
Plus signal of odd channel 2 (LVDS)
Ground
Minus signal of odd clock channel (LVDS)
Plus signal of odd clock channel (LVDS)
Minus signal of odd channel 3 (LVDS)
Plus signal of odd channel 3 (LVDS)
Minus signal of even channel 0 (LVDS)
Plus s ignal of even channel 0 (LVD S)
Ground
Minus signal of even channel 1 (LVDS)
16
SR1P
17
GND
18
SR2M
19
SR2P
SCLKIN
20
M
21
SCLKINP
22
SR3M
23
SR3P
24
GND
25
NC
26
NC
PWM_OUT For Control Burst frequency of Inverter
27
28
VLCD
29
VLCD
30
VLCD
Plus signal of even channel 1 (LVDS)
Ground
Minus signal of even channel 2 (LVDS)
Plus signal of even channel 2 (LVDS)
Minus signal of even clock channel (LVDS)
Plus signal of even clock chann el (LVDS)
Minus signal of even channel 3 (LVDS)
Plus signal of even channel 3 (LVDS)
Ground
No Connection (I2C Serial interface for LCM)
No Connection.(I2C Serial interface for LCM)
Power Supply +12.0V
Power Supply +12.0V
Power Supply +12.0V
Note: 1. All GND(ground) pins should be connected together and to Vss which should also be connected to
the LCD’s metal frame.
2. All V
LCD (power input) pins should be connected together.
3. Input Level of LVDS signal is based on the IEA 664 Standard.
4. PWM_OUT signal controls the burst frequency of a inverter.
This signal is synchronized with vertical frequency.
It’s frequency is 3 times of vertical frequency, and it’s duty ratio is 50%.
If you don’t use this pin, it is no connection.
[ Figure 4 ] User Connector diagram
IS100-L30B-C23(UJU)
#1#30
#1#30
Ver. 1.0Nov. 29 . 2010
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
9/32
www.panelook.com
Global LCD Panel Exchange Center
Table 4. REQUIRED SIGNAL ASSIGNMENT FOR Flat Link (TI:SN75LVDS83) Transmitter
Pin #Require SignalPin NamePin #Require SignalPin Name
1Power Supply for TTL InputVCC29Ground pin for TTLGND
2TTL Input (R7)D530TTL Input (DE)D26
3TTL Input (R5)D631TTL Level clock InputTXCLKIN
4TTL Input (G0)D732Power Down InputPWR DWN
5Ground pin for TTLGND33Ground pin for PLLPLL GND
6TTL Input (G1)D834Power Supply for PLLPLL VCC
www.panelook.com
LM215WF2
Liquid Crystal Display
Product Specification
7TTL Input (G2)D935Ground pin for PLLPLL GND
8TTL Input (G6)D1036Ground pin for LVDSLVDS GND
9Power Supply for TTL InputVCC37Positive LVDS differential data output 3
10TTL Input (G7)D1138Negative LVDS differential data output 3