INTERNATIONAL STANDARDS7
SAFETY7-1
EMC7-2
PACKING8
DESIGNATION OF LOT MARK8-1
PACKING FORM8-2
PRECAUTIONS9
EDID DATA FOR LM240WU2-SLA110
Ver. 1.0Aug. 02 . 2006
26
26
26
27
27
27
28
30
2/ 32
Product Specification
www.DataSheet4U.net
www.DataSheet4U.net
RECORD OF REVISIONS
LM240WU2
Liquid Crystal Display
Revision
No
DescriptionPageRevision Date
First Draft(Preliminary)-Mar. 20. 20060.0
Updated Weight( TBD → 2750g)2, 22Apr. 17. 20060.1
Updated power consumption.4, 6
Updated Mechanical Drawing.23, 24
27
7May. 17. 20060.3
www.jxlcd.com
www.jxlcd.com
Changed Box size(436X346X627→ 436X346X613)
Updated the Electrical Characteristics6May. 11. 20060.2
Updated the Inverter Electrical Characteristics7
Changed the Inverter Connector10
Updated the Mechanical drawing of the LCM23, 24
Added the Inverter Electrical Characteristics
(Striking Voltage, Operating Frequency)
Corrected the Inverter Figure10
Added the EDID DATA30
Updated the Inverter Electrical Characteristics7Jun. 01. 20060.4
Updated the Optical Specification. (Color Coordinates)16
Changed outline dimension from 27.8mm to 28.9mm4Jun. 21. 20060.5
Updated the Inverter Electrical Characteristics(Notes 3)7
Changed Surface Luminance and C/R (400nit, 800:1)4,16
Updated the Mechanical drawing of the LCM (Top entry CNT)23,24
Changed EDID DATA( Product ID, Color characteristic, check sum)30
Updated the Inverter Electrical Characteristics7Aug, 02, 20061.0
Changed signal timing specifications.11
Changed Contrast ratio and response time 16
Changed EDID DATA(Color characteristic, detail timing, check sum)30,31,32
Ver. 1.0Aug. 02 . 2006
3/ 32
LM240WU2
www.DataSheet4U.net
www.DataSheet4U.net
Liquid Crystal Display
Product Specification
1. General Description
LM240WU2 is a Color Active Matrix Liquid Crystal Display with an integral Cold Cathode Fluorescent
Lamp(CCFL) backlight system. The matrix employs a-Si Thin Film Transistor as the active element.
It is a transmissive type display operating in the normally black mode. It has a 24inch diagonally measured
active display area with WUXGA resolution (1200 vertical by 1920 horizontal pixel array)
Each pixel is divided into Red, Green and Blue sub-pixels or dots which are arranged in vertical stripes.
Gray scale or the brightness of the sub-pixel color is determined with a 8-bit gray scale signal for each dot,
thus, presenting a palette of more than 16,7M(True) colors.
It has been designed to apply the 8Bit 2 port LVDS interface.
It is intended to support displays where high brightness, super wide viewing angle,
high color saturation, and high color are important.
LVDS
2port
CN1
(30pin)
+12.0V
+12.0V
www.jxlcd.com
www.jxlcd.com
+24.0V
GND
CN2
(14Pin)
General Features
RGB
Timing
Controller
Power Circuit
Block
Inverter
Block
24.0 inches(60.96cm) diagonalActive Screen Size
546.4(H) x 350.0(V) x 28.9(D) mm(Typ.)Outline Dimension
0.270 mm x 0.270 mmPixel Pitch
Gate Driver Circuit
2pin x 7CNs (High)
4pin x 1CNs (Low)
Source Driver Circuit
S1S1920
G1
TFT - LCD Panel
(1920 × RGB × 1200 pixels)
G1200
Back light Assembly
(Direct Light Type_14CCFL)
Ver. 1.0Aug. 02 . 2006
1920 horiz. By 1200 vert. Pixels RGB stripes arrangementPixel Format
8-bit, 16,777,216 colorsColor Depth
2
400 cd/m
View Angle Free (R/L 178(Typ.), U/D 178(Typ.))Viewing Angle(CR>10)
Total 77.95 Watt (Typ.) (5.95 Watt
2750g (typ.)Weight
Transmissive mode, normally blackDisplay Operating Mode
Hard coating(3H), anti-glare treatment of the front polarizerSurface Treatment
( 5 points Avg.)Luminance, White
@VLCD, 72 Watt @400cd)Power Consumption
4/ 32
LM240WU2
www.DataSheet4U.net
www.DataSheet4U.net
Liquid Crystal Display
Product Specification
2. Absolute Maximum Ratings
The following are maximum values which, if exceeded, may cause faulty operation or damage to the unit.
Table 1. ABSOLUTE MAXIMUM RATINGS
ParameterNotes
Power Input Voltage
Operating Temperature
Storage Temperature
Operating Ambient Humidity
Storage Humidity
Note : 1. Temperature and relative humidity range are shown in the figure below.
Wet bulb temperature should be 39 °C Max, and no condensation of water.
It requires two power inputs. One is employed to power the LCD electronics and to drive the TFT array and
liquid crystal. The second input power for the CCFL, is typically generated by an inverter. The inverter is an
external unit to the LCDs.
Table 2-1. ELECTRICAL CHARACTERISTICS
ParameterSymbol
MODULE :
ILCDPower Supply Input Current
Note :
1. The specified current and power consumption are under the V
whereas mosaic pattern(8 x 6) is displayed and f
2. The current is specified at the maximum current pattern.
3. The duration of rush current is about 2ms and rising time of power Input is 1ms(min.).
www.jxlcd.com
www.jxlcd.com
White : 255Gray
Black : 0Gray
is the frame frequency.
V
Values
MaxTypMin
=12.0V, 25 ± 2°C,fV=60Hz condition
LCD
Maximum current pattern
Vdc12.612.011.4VLCDPower Supply Input Voltage
mVp-p400VdRFPermissive Power Input Ripple
NotesUnit
1mA5704952mA8786751Watt6.845.95-PLCDPower Consumption
3A3.0--IRUSHRush current
Ver. 1.0Aug. 02 . 2006
Mosaic Pattern(8 x 6)
White Pattern
6/ 32
Product Specification
www.DataSheet4U.net
www.DataSheet4U.net
Table 2-2. INVERTER ELECTRICAL CHARACTERISTICS
LM240WU2
Liquid Crystal Display
Inverter :
Input Voltage
Input Current
Lamp Current
Open Lamp
Voltage
www.jxlcd.com
www.jxlcd.com
DDB
DDB
V
ON/OFFB/L on/off control
Vopen
TsStriking Time
ConditionSymbolParameter
= maxI
BR
= maxPBInput Power
BR
No load
Vin=21.6V, Vbr=max
No load
Vin=21.6V, Vbr=max
Values
Max.Typ.Min.
2.0-1.0
Unit
V26.424.021.6V
A3.53.0-V
Watt8472-V
V5.0-2.0Lamp ON = High
V0.8-0.0Lamp OFF =Low
Vrms1000850700Vin=24V, Vbr=maxVoutLamp Voltage
mArms2.92.41.9Vin=24V, Vbr=minIo(Min)
mArms5.554.5Vin= 24V, Vbr=maxIo(Max)
%353025Vbr=minDDimming on duty
V3.3-0Vin=24VVBRBrightness Adj
KHz484440Vbr=maxFoFrequency
Hz220210200Vin=24V, Vbr=minFbBurst Frequency
Vrms--1300
Sec
Notes
1
2
2
3%10.0--Vin=24VAsymmetry Ratio
31.55-1.27Vin=24VDistortion Ratio
Efficiency
LAMP :
Notes :
1. The input voltage ripple is limited below 400mVp-p.
2.The specified current and power consumption are under the typical supply Input voltage, 24V.
3. Voltage and current is measured for Asymmetry ratio and Distortion ratio.
Asymmetry Ratio: | Ipeak – I -peak | / IL
Distortion Ratio : | Ipeak |(or I -peak |) / IL
4.The life is determined as the time at which luminance of the lamp is 50% compared to that of initial
value at the typical lamp current on condition of continuous operating at 25 ± 2°C.
5. Electrical characteristics are determined after the unit has been ‘ON’ and stable for approximately
30min in a dark environment at 25 °C± 2°C.
6. In case of the difference in measured values due to the difference of measuring device was found,
correlated value will be used after discussions between both parties.
Ver. 1.0Aug. 02 . 2006
η
%80Vin=24V Vbr=max
4Hrs50,000Life time
7/ 32
LM240WU2
www.DataSheet4U.net
www.DataSheet4U.net
Liquid Crystal Display
Product Specification
3-2. Interface Connections
3-2-1. LCD Module
- LCD Connector(CN1). : GT103-30S-H23(LS Cable), ISL100-L30B-C23(UJU), KDF71G-30S-1H(HIROSE) or
equivalent
- Mating Connector: FI-X30C21 (Manufactured by JAE) or equivalent
Table 3 MODULE CONNECTOR(CN1) PIN CONFIGURATION
SymbolNo
FR0M1
FR0P2
FR1M3
FR1P4
FR2M5
FR2P6
GND7
FCLKINM8
FCLKINP9
FR3M10
FR3P11
SR0M12
SR0P13
GND14
Minus signal of odd channel 0 (LVDS)
Plus signal of odd channel 0 (LVDS)
Minus signal of odd channel 1 (LVDS)
Plus signal of odd channel 1 (LVDS)
Minus signal of odd channel 2 (LVDS)
Plus signal of odd channel 2 (LVDS)
Ground
Minus signal of odd clock channel
(LVDS)
Plus signal of odd clock channel (LVDS)
www.jxlcd.com
www.jxlcd.com
Minus signal of odd channel 3 (LVDS)
Plus signal of odd channel 3 (LVDS)
Minus signal of even channel 0 (LVDS)
Plus signal of even channel 0 (LVDS)
Ground
Description
No
SR1P
16
GND
17
SR2M
18
SR2P
19
SCLKINM
20
SCLKINP
21
SR3M
22
SR3P
23
GND
24
CLK_EDID
25
DATA_EDID
26
V_EDID
27
VLCD
28
VLCD
29
Symbol
Plus signal of even channel 1 (LVDS)
Ground
Minus signal of even channel 2 (LVDS)
Plus signal of even channel 2 (LVDS)
Minus signal of even clock channel (LVDS)
Plus signal of even clock channel (LVDS)
Minus signal of even channel 3 (LVDS)
Plus signal of even channel 3 (LVDS)
Ground
DDC for Clock
DDC for Data
DDC for Power 3.3V
Power Supply +12.0V
Power Supply +12.0V
Description
Note: 1. All GND(ground) pins should be connected together and to Vss which should also be connected to
Ver. 1.0Aug. 02 . 2006
SR1M15
2. All V
3. Input Level of LVDS signal is based on the IEA 664 Standard.
Minus signal of even channel 1 (LVDS)
the LCD’s metal frame.
LCD (power input) pins should be connected together.
User Connector Diagram
1
30
GT103-30S-H23(LS Cable)
30
VLCD
Power Supply +12.0V
#1#30
Rear view of LCM
8/ 32
Liquid Crystal Display
www.DataSheet4U.net
www.DataSheet4U.net
Product Specification
Table 4. REQUIRED SIGNAL ASSIGNMENT FOR Flat Link (TI:SN75LVDS83) Transmitter
Pin #Require SignalPin NamePin #Require SignalPin Name
1Power Supply for TTL InputVCC29Ground pin for TTLGND
2TTL Input (R7)D530TTL Input (DE)D26
3TTL Input (R5)D631TTL Level clock InputTXCLKIN
4TTL Input (G0)D732Power Down InputPWR DWN
5Ground pin for TTLGND33Ground pin for PLLPLL GND
6TTL Input (G1)D834Power Supply for PLLPLL VCC
7TTL Input (G2)D935Ground pin for PLLPLL GND
8TTL Input (G6)D1036Ground pin for LVDSLVDS GND
9Power Supply for TTL InputVCC37Positive LVDS differential data output 3TxOUT3+
10TTL Input (G7)D1138Negative LVDS differential data output 3TxOUT3-