LG LC320DXN User Manual
Global LCD Panel Exchange Center |
www.panelook.com |
LC320DXN
Product Specification
SPECIFICATION
FOR
APPROVAL
( ) Preliminary Specification
( ) Final Specification
Title |
|
32.0” WXGA TFT LCD |
|||
|
|
|
|
|
|
|
|
|
|
|
|
BUYER |
|
GENERAL |
|
SUPPLIER |
LG Display Co., Ltd. |
|
|
|
|
*MODEL |
LC320DXN |
MODEL |
|
|
|
||
|
|
|
|
|
|
|
|
|
|
SUFFIX |
SEU1 |
|
|
|
|||
|
|
|
|
|
|
|
|
|
|
*When you obtain standard approval, |
|
please use the above model name without suffix
APPROVED BY
SIGNATURE
DATE
/
/
/
Please return 1 copy for your confirmation with your signature and comments.
APPROVED BY
SIGNATURE
DATE
J.Y.JEONG / Team Leader
REVIEWED BY
S.W. KWAG/ Project Leader
PREPARED BY
D.S.KIM / Engineer
TV Product Development Dept.
LG Display Co., Ltd
Ver. 0.0 |
1 / 38 |
|
|
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory! www.panelook.com
Global LCD Panel Exchange Center |
www.panelook.com |
LC320DXN
Product Specification
|
CONTENTS |
|
Number |
ITEM |
Page |
|
COVER |
1 |
|
CONTENTS |
2 |
|
RECORD OF REVISIONS |
3 |
1 |
GENERAL DESCRIPTION |
4 |
2 |
ABSOLUTE MAXIMUM RATINGS |
5 |
3 |
ELECTRICAL SPECIFICATIONS |
6 |
3-1 |
ELECTRICAL CHARACTERISTICS |
6 |
3-2 |
INTERFACE CONNECTIONS |
8 |
3-3 |
SIGNAL TIMING SPECIFICATIONS |
10 |
3-4 |
LVDS SIGNAL SPECIFICATIONS |
11 |
3-5 |
COLOR DATA REFERENCE |
14 |
3-6 |
POWER SEQUENCE |
15 |
4 |
OPTICAL SPECIFICATIONS |
17 |
5 |
MECHANICAL CHARACTERISTICS |
23 |
6 |
RELIABILITY |
26 |
7 |
INTERNATIONAL STANDARDS |
27 |
7-1 |
SAFETY |
27 |
7-2 |
EMC |
27 |
7-3 |
ENVIRONMENT |
27 |
8 |
PACKING |
28 |
8-1 |
DESIGNATION OF LOT MARK |
28 |
8-2 |
PACKING FORM |
28 |
9 |
PRECAUTIONS |
29 |
9-1 |
MOUNTING PRECAUTIONS |
29 |
9-2 |
OPERATING PRECAUTIONS |
29 |
9-3 |
ELECTROSTATIC DISCHARGE CONTROL |
30 |
9-4 |
PRECAUTIONS FOR STRONG LIGHT EXPOSURE |
30 |
9-5 |
STORAGE |
30 |
9-6 |
HANDLING PRECAUTIONS FOR PROTECTION FILM |
30 |
9-7 |
OPERATING GONDITION GUIDE |
30 |
Ver. 0.0 |
|
2 / 38 |
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory! www.panelook.com
Global LCD Panel Exchange Center |
www.panelook.com |
LC320DXN
Product Specification
RECORD OF REVISIONS
Revision No. |
Revision Date |
Page |
Description |
0.0 |
Sep. 20, 2011 |
- |
Preliminary Specification (First Draft) |
Ver. 0.0 |
|
|
3 / 38 |
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory! www.panelook.com
Global LCD Panel Exchange Center |
www.panelook.com |
LC320DXN
Product Specification
1. General Description
The LC320DXN is a Color Active Matrix Liquid Crystal Display with an integral Light Emitting Diode (LED)
backlight system. The matrix employs a-Si Thin Film Transistor as the active |
element. |
It is a transmissive display type which is operating in the normally black mode. It has a 31.51 inch |
diagonally |
measured active display area with WXGA resolution (768 vertical by 1366 horizontal pixel array). Each pixel is divided into Red, Green and Blue sub-pixels or dots which are arranged in Horizontal stripes. Gray scale or the luminance of the sub-pixel color is determined with a 8-bit gray scale signal for each dot, thus presenting a palette of more than 16.7M(6bit + A-FRC) colors. 
It has been designed to apply the 8-bit 1-port LVDS interface.
It is intended to support LCD TV, PCTV where high brightness, super wide viewing angle, high color gamut, high color depth and fast response time are important. 
|
EEPROM |
RGB |
|
Source Driver Circuit |
|
|
|
|
|||
|
|
|
|
|
|
|
SCL |
SDA |
S1 |
S1366 |
|
|
|
|
|
||
LVDS Select #9 |
|
|
|
G1 |
|
CN1 |
Timing Controller |
|
|
||
(30pin) |
|
|
|||
LVDS 1Port |
[LVDS Rx] |
Control |
|
TFT - LCD Panel |
|
|
|
|
Signals |
|
|
+12.0V |
|
|
|
|
(1366 Ý 768 x RGB pixels) |
|
|
|
|
|
[Gate In Panel] |
|
Power Circuit |
|
|
G768 |
|
|
Block |
|
Power Signals |
|
|
+24.0V, GND, On/off |
LED Driver |
|
Back light Assembly |
||
Ext VBR-B |
|
||||
|
|
|
|
|
|
General Features
Active Screen Size |
31.51 inches(800.4mm) diagonal |
|
Outline Dimension |
760.0 X 450.0 X 32.5(B) (Typ.) |
|
|
|
|
Pixel Pitch |
510.75 |
x 510.75 x R,G,B |
|
|
|
Pixel Format |
1366 horiz. by 768 vert. pixels RGB stripe arrangement |
|
|
|
|
Color Depth |
8bit(D), |
16,7 M colors |
|
|
|
Luminance, White |
300 cd/m2 (Center 1 point) (Typ.) |
|
Viewing Angle (CR>10) |
Viewing angle free ( R/L 178(Min.), U/D 178(Min.)) |
|
|
|
|
Power Consumption |
Total 45.98 Watt (Logic=4.08 W , LED Driver =38.9W @ [ExtVbr_B=100%] ) |
|
|
|
|
Weight |
4.8kg(Typ) |
|
Display Operating Mode |
Transmissive mode, normally black |
|
|
|
|
Surface Treatment |
Hard coating(2H), Anti-glare treatment of the front polarizer (Haze 1%) |
|
|
|
|
|
|
|
Ver. 0.0 |
|
4 / 38 |
|
|
|
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory! www.panelook.com
Global LCD Panel Exchange Center |
www.panelook.com |
LC320DXN
Product Specification
2. Absolute Maximum Ratings
The following items are maximum values which, if exceeded, may cause faulty operation or permanent damage to the LCD module.
Table 1. ABSOLUTE MAXIMUM RATINGS
Parameter |
Symbol |
|
Value |
Unit |
Note |
||
Min |
|
Max |
|||||
|
|
|
|
|
|
||
Power Input Voltage |
LCD Circuit |
VLCD |
-0.3 |
|
+14.0 |
VDC |
|
Driver |
VBL |
-0.3 |
|
+ 27.0 |
VDC |
|
|
|
|
|
|||||
Driver Control Voltage |
ON/OFF |
VOFF / VON |
-0.3 |
|
+5.5 |
VDC |
1 |
Brightness |
EXTVBR-B |
0.0 |
|
+5.5 |
VDC |
|
|
|
|
|
|||||
T-Con Option Selection Voltage |
VLOGIC |
-0.3 |
|
+4.0 |
VDC |
|
|
Operating Temperature |
TOP |
0 |
|
+50 |
¶C |
2,3 |
|
Storage Temperature |
TST |
-20 |
|
+60 |
¶C |
||
|
|
||||||
Panel Front Temperature |
TSUR |
- |
|
+68 |
¶C |
4 |
|
Operating Ambient Humidity |
HOP |
10 |
|
90 |
%RH |
2,3 |
|
Storage Humidity |
HST |
10 |
|
90 |
%RH |
||
|
|
||||||
|
|
|
|
|
|
|
|
Note1. Ambient temperature condition (Ta = 25 2 ¶
C )
2.Temperature and relative humidity range are shown in the figure below. Wet bulb temperature should be Max 39¶C, and no condensation of water.
3.Gravity mura can be guaranteed below 40¶C condition.
4.The maximum operating temperatures is based on the test condition that the surface temperature
of display area is less than or equal to 68¶C with LCD module alone in a temperature controlled chamber.
Thermal management should be considered in final product design to prevent the surface temperature of display area from being over 68
. The range of operating temperature may be degraded in case of improper thermal management in final product design.
|
|
|
|
|
|
|
|
90% |
|
|
|
|
|
|
|
|
|
|
60 |
|
|
|
|
|
|
|
|
|
|
|
|
|
60% |
|
|
|
Wet Bulb |
|
|
40 |
50 |
|
|
|
[(%)RH] |
Storage |
|
|
|
|
|
|
|
|
|
||||
|
|
|
|
|
|
|
|
|
|
||
|
Temperature [¶C] |
|
|
|
|
|
|
Humidity |
|
||
|
|
|
|
|
|
|
|
|
40% |
Operation |
|
|
|
|
|
|
|
|
|
|
|
||
|
|
|
|
30 |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
20 |
|
|
|
|
|
|
|
|
|
0 |
10 |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
10% |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
-20 |
0 |
10 |
20 |
30 |
40 |
50 |
60 |
70 |
80 |
|
|
|
|
Dry Bulb Temperature [¶C] |
|
|
|
|
|
||||
Ver. 0.0 |
5 / 38 |
|
|
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory! www.panelook.com
Global LCD Panel Exchange Center |
www.panelook.com |
LC320DXN
Product Specification
3. Electrical Specifications
3-1. Electrical Characteristics
It requires two power inputs. One is employed to power for the LCD circuit. The other Is used for the LED backlight and LED Driver circuit.
Table 2. ELECTRICAL CHARACTERISTICS
Parameter |
Symbol |
|
Value |
|
Unit |
Note |
|
|
|
|
|||||
Min |
Typ |
Max |
|||||
|
|
|
|
||||
Circuit : |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Power Input Voltage |
VLCD |
10.8 |
12.0 |
13.2 |
VDC |
|
|
Power Input Current |
ILCD |
- |
340 |
445 |
mA |
1 |
|
- |
430 |
560 |
mA |
2 |
|||
|
|
||||||
Power Consumption |
PLCD |
- |
4.08 |
5.30 |
Watt |
1 |
|
Rush current |
IRUSH |
- |
- |
3.0 |
A |
3 |
Note 1. The specified current and power consumption
are under the VLCD=12.0V, Ta=25 2¶C, fV=60Hz condition, and mosaic pattern(8 x 6) is
displayed and fV is the frame frequency.
2.The current is specified at the maximum current pattern.
3.The duration of rush current is about 2ms and rising time of power input is 0.5ms (min.).
4.Ripple voltage level is recommended under ·5% of typical voltage
White : 255 Gray
Black : 0 Gray
Mosaic Pattern(8 x 6) |
Ver. 0.0 |
6 / 38 |
|
|
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory! www.panelook.com
Global LCD Panel Exchange Center |
www.panelook.com |
|
|
|
|
|
|
|
|
|
LC320DXN |
|
|
|
|
|
Product Specification |
|
|
|
|
||
|
Table 3. ELECTRICAL CHARACTERISTICS (Continue) |
|
|
|
|
|
||||
|
|
|
|
|
|
|
|
|
|
|
|
Parameter |
Symbol |
|
Values |
|
Unit |
Notes |
|
||
|
|
|
|
|
||||||
|
Min |
Typ |
Max |
|
||||||
|
|
|
|
|
|
|
|
|||
|
|
|
|
|
|
|
|
|
|
|
|
LED Driver : |
|
|
|
|
|
|
|
||
|
|
|
|
|
|
|
|
|
||
|
Power Supply Input Voltage |
VBL |
22.8 |
24.0 |
25.2 |
Vdc |
1 |
|
||
|
|
|
|
|
|
|
|
|
|
|
|
Power Supply Input Current |
IBL_A |
- |
1.6 |
1.7 |
A |
Ext VBR-B = 100% |
|
||
|
(TBD) |
(TBD) |
|
|||||||
|
|
|
|
|
|
|
|
|
||
|
|
|
|
|
|
|
6 |
|
VBL = 22.8V |
|
|
Power Supply Input Current (In-Rush) |
Irush |
- |
- |
A |
Ext VBR-B = 100% |
|
|||
|
(TBD) |
|
||||||||
|
|
|
|
|
|
|
|
4 |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Power Consumption |
PBL |
- |
38.9 |
41.2 |
W |
Ext VBR-B = 100% |
|
||
|
(TBD) |
(TBD) |
|
|||||||
|
|
|
|
|
|
|
|
|
||
|
|
|
|
|
|
|
|
|
|
|
|
|
On/Off |
On |
V on |
2.5 |
- |
5.0 |
Vdc |
|
|
|
|
Off |
V off |
-0.3 |
0.0 |
0.7 |
Vdc |
|
|
|
|
|
|
|
|
||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
5 |
- |
100 |
|
|
|
|
|
|
|
|
(TBD) |
|
On Duty |
|
||
|
|
Brightness Adjust |
ExtVBR-B |
|
|
% |
|
|||
|
|
1 |
- |
100 |
6 |
|
||||
|
|
|
|
|
|
|
||||
|
|
|
|
|
(TBD) |
|
|
|
||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
ExtVBR-B Frequency |
PAL |
|
100 |
|
Hz |
3 |
|
|
|
|
|
|
|
|
|
|
|
||
|
|
NTSC |
|
120 |
|
Hz |
3 |
|
||
|
|
|
|
|
|
|
||||
|
|
|
|
|
|
|
|
|
|
|
|
|
ExtVBR-B Level |
High Level |
2.5 |
- |
5.0 |
Vdc |
HIGH : on duty |
|
|
|
|
|
|
|
|
|
|
|||
|
|
Low Level |
0.0 |
- |
0.7 |
Vdc |
LOW : off duty |
|
||
|
|
|
|
|
||||||
|
|
|
|
|
|
|||||
|
|
|
|
|
|
|
|
|
|
|
|
LED : |
|
|
|
|
|
|
|
||
|
|
|
|
|
|
|
|
|
||
|
Life Time |
|
30,000 |
50,000 |
|
Hrs |
2 |
|
||
Notes :
1.Electrical characteristics are determined after the unit has been ‘ON’ and stable for approximately 60 minutes at 25·2¶C. The specified current and power consumption are under the typical supply Input voltage 24Vand VBR (ExtVBR-B : 100%), it is total power consumption.
2.The life time (MTTF) is determined as the time which luminance of the LED is 50% compared to that of initial
value at the typical LED current (ExtVBR-B :100%) on condition of continuous operating in LCM state at 25·2¶C.
3.LGD recommend that the PWM freq. is synchronized with One time harmonic of V_sync signal of system. Though PWM frequency is over 120Hz (max 252Hz), function of LED Driver is not affected.
4.The duration of rush current is about 200ms. This duration is applied to LED on time.
5.Even though inrush current is over the specified value, there is no problem if I2T spec of fuse is satisfied.
6.ExtVBR-B signal have to input available duty range and sequence.
After Driver ON signal is applied, ExtVBR-B should be sustained from 5% to 100% more than 500ms. After that, ExtVBR-B 1% and 100% is possible
For more information, please see 3-6-2. Sequence for LED Driver.
Ver. 0.0 |
7 / 38 |
|
|
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory! www.panelook.com
Global LCD Panel Exchange Center |
www.panelook.com |
LC320DXN
Product Specification
3-2. Interface Connections
This LCD module employs two kinds of interface connection, a 30-pin connector is used for the module electronics and 14-pin connector is used for the integral backlight system.
3-2-1. LCD Module
-LCD Connector(CN1) : KDF71G-30S-1H(Hirose) or FI-X30SSL-HF(JAE)
-Mating Connector : : FI-X30C2L (Manufactured by JAE) or Equivalentb
Table 4. MODULE CONNECTOR(CN1) PIN CONFIGURATION
Pin No. |
Symbol |
Description |
Note |
1 |
VLCD |
Power Supply +12.0V |
|
2 |
VLCD |
Power Supply +12.0V |
|
3 |
VLCD |
Power Supply +12.0V |
|
4 |
VLCD |
Power Supply +12.0V |
|
5 |
GND |
Ground |
|
6 |
GND |
Ground |
|
7 |
GND |
Ground |
|
8 |
GND |
Ground |
|
9 |
LVDS Select |
‘H’ =JEIDA , ‘L’ or NC = VESA |
Appendix IV |
10 |
uj |
No Connection |
4 |
11 |
GND |
Ground |
|
12 |
RA- |
LVDS Receiver Signal(-) |
|
13 |
RA+ |
LVDS Receiver Signal(+) |
|
14 |
GND |
Ground |
|
15 |
RB- |
LVDS Receiver Signal(-) |
|
16 |
RB+ |
LVDS Receiver Signal(+) |
|
17 |
GND |
Ground |
|
18 |
RC- |
LVDS Receiver Signal(-) |
|
19 |
RC+ |
LVDS Receiver Signal(+) |
|
20 |
GND |
Ground |
|
21 |
RCLK- |
LVDS Receiver Clock Signal(-) |
|
22 |
RCLK+ |
LVDS Receiver Clock Signal(+) |
|
23 |
GND |
Ground |
|
24 |
RD- |
LVDS Receiver Signal(-) |
|
25 |
RD+ |
LVDS Receiver Signal(+) |
|
26 |
GND |
Ground |
|
27 |
uj |
No Connection |
4 |
28 |
uj |
No Connection |
4 |
29 |
uj |
No Connection |
4 |
30 |
GND |
Ground |
|
Notes :
1. All GND (Ground) pins should be connected together to the LCD module’s metal frame.
2.All VLCD (power input) pins should be connected together.
3.All Input levels of LVDS signals are based on the EIA 644 Standard.
4.These pins are used only for LGD (Do not connect)
5.Specific pin No. #30 is used for “No signal detection” of system signal interface.
It should be GND for NSB (No Signal Black) while the system interface signal is not. If this pin is “H”, LCD Module displays AGP (Auto Generation Pattern).
Ver. 0.0 |
8 / 38 |
|
|
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory! www.panelook.com
Global LCD Panel Exchange Center |
www.panelook.com |
LC320DXN
Product Specification
3-2-2. Backlight Module
Master
-LED Driver Connector
: 20022WR - H14B2(Yeonho)
-.Mating Connector
: 20022HS - 14B2 or compatible
Table 5. LED DRIVER CONNECTOR PIN CONFIGURATION
Pin No |
Symbol |
Description |
Note |
|
|
|
|
1 |
VBL |
Power Supply +24.0V |
|
|
|
|
|
2 |
VBL |
Power Supply +24.0V |
|
|
|
|
|
3 |
VBL |
Power Supply +24.0V |
|
|
|
|
|
4 |
VBL |
Power Supply +24.0V |
|
|
|
|
|
5 |
VBL |
Power Supply +24.0V |
|
|
|
|
|
6 |
GND |
Backlight Ground |
|
|
|
|
|
7 |
GND |
Backlight Ground |
|
|
|
|
|
8 |
GND |
Backlight Ground |
1 |
|
|
|
|
9 |
GND |
Backlight Ground |
|
|
|
|
|
10 |
GND |
Backlight Ground |
|
|
|
|
|
11 |
Status |
Back Light Status |
2 |
|
|
|
|
12 |
VON/OFF |
Backlight ON/OFF control |
|
|
|
|
|
13 |
NC |
Don’t care |
|
|
|
|
|
14 |
EXTVBR-B |
External PWM |
|
|
|
|
|
Notes : 1. GND should be connected to the LCD module’s metal frame.
2.Normal : Low (under 0.7V) / Abnormal : open
3.High : on duty / Low : off duty, Pin#14 can be opened. ( if Pin #14 is open , EXTVBR-B is 100% )
4.Each impedance of pin #12 and 14 is over 50 [K˟] .
Rear view of LCM
Status
|
|
PCB |
1 |
1 |
14 |
14 |
|
|
|
… |
… |
|
|
|
|
<Master> |
|
Ver. 0.0 |
9 / 38 |
|
|
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory! www.panelook.com
Global LCD Panel Exchange Center |
www.panelook.com |
LC320DXN
Product Specification
3-3. Signal Timing Specifications
Table 6 shows the signal timing required at the input of the LVDS transmitter. All of the interface signal timings should be satisfied with the following specification for normal operation.
{ G]TXUGG{ptpunG{hislGOklGv Gt P |
|
|
|
|
||||
ITEM |
|
Symbol |
Min |
Typ |
Max |
Unit |
Note |
|
|
Display |
tHV |
- |
1366 |
- |
tclk |
|
|
|
Period |
|
||||||
|
|
|
|
|
|
|
||
Horizontal |
Blank |
tHB |
90 |
162 |
410 |
tclk |
|
|
|
Total |
tHP |
1456 |
1528 |
1776 |
tclk |
|
|
|
Display |
tVV |
- |
768 |
- |
tHP |
|
|
|
Period |
|
||||||
|
|
|
|
|
|
|
||
Vertical |
Blank |
tVB |
20 |
22 |
240 |
tHP |
1 |
|
(126) |
(180) |
(295) |
||||||
|
|
|
|
|
||||
|
Total |
tVP |
788 |
790 |
1008 |
tHP |
|
|
|
(894) |
(948) |
(1063) |
|
||||
|
|
|
|
|
||||
ITEM |
|
Symbol |
Min |
Typ |
Max |
Unit |
Note |
|
|
DCLK |
fCLK |
63.0 |
72.4 |
80.0 |
MHz |
|
|
|
Horizontal |
fH |
45 |
47.4 |
55 |
KHz |
2 |
|
Frequency |
|
|
|
|
|
|
2 |
|
|
|
|
|
|
|
NTSC : |
||
|
|
|
57 |
60 |
63 |
|
||
|
Vertical |
fV |
Hz |
57~63Hz |
||||
|
(47) |
(50) |
(53) |
|||||
|
|
|
|
(PAL : |
||||
|
|
|
|
|
|
|
||
|
|
|
|
|
|
|
47~53Hz) |
|
Note: 1. The input of HSYNC & VSYNC signal does not have an effect on normal operation (DE Only Mode). If you use spread spectrum of EMI, add some additional clock to minimum value for clock margin.
2. The performance of the electro-optical characteristics may be influenced by variance of the vertical 
refresh
rate and the horizontal frequency
Timing should be set based on clock frequency.
Ver. 0.0 |
10 / 38 |
|
|
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory! www.panelook.com
Global LCD Panel Exchange Center |
www.panelook.com |
LC320DXN
Product Specification
3-4. Signal Timing Waveforms
3-4-1. LVDS Input Signal Timing Diagram
0.7VDD
DE, Data
0.3VDD
DCLK |
tCLK |
0.5 Vcc |
|
|
|
|
Valid data |
|
1366 |
Invalid data |
1 |
1366 |
Invalid data |
DE(Data Enable)
|
|
tHV |
|
tHT |
|
DE(Data Enable) |
|
|
768 |
1 |
768 |
tVV
tVT
Ver. 0.0 |
11 / 38 |
|
|
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory! www.panelook.com
Global LCD Panel Exchange Center |
www.panelook.com |
LC320DXN
Product Specification
3-4-2. LVDS Input Signal Characteristics
1) DC Specification
LVDS |
- |
|
|
|
|
|
|
LVDS |
+ |
|
|
|
|
|
|
|
|
|
|
|
V CM |
V IN _ MAX |
V IN _ MIN |
|
# V CM |
= {( LVDS |
+) + ( |
LVDS |
- )} /2 |
|
|
0V |
|
|
|
|
|
|
|
Description |
Symbol |
Min |
Max |
Unit |
Note |
LVDS Common mode Voltage |
VCM |
1.0 |
1.5 |
V |
- |
LVDS Input Voltage Range |
VIN |
0.7 |
1.8 |
V |
- |
Change in common mode Voltage |
ȟVCM |
- |
250 |
mV |
- |
|
|
|
|
|
|
2) AC Specification
|
|
|
|
Tclk |
LVDS Clock |
|
|
|
|
|
|
|
A |
|
LVDS Data |
|
|
|
|
|
|
tSKEW |
(Fclk |
= 1/Tclk ) |
|
|
tSKEW |
A |
|
|
|
|
Tclk |
|
|
|
|
|
|
LVDS 1’st Clock |
|
|
|
80% |
LVDS 2nd / 3rd / 4th |
Clock |
|
|
|
|
|
|
|
20% |
|
tSKEW_min |
tSKEW_max |
tRF |
|
|
|
|||
Description |
|
Symbol |
Min |
Max |
Unit |
Note |
|
LVDS Differential Voltage |
High Threshold |
|
VTH |
100 |
300 |
mV |
3 |
Low Threshold |
|
VTL |
-300 |
-100 |
mV |
||
|
|
|
|||||
LVDS Clock to Data Skew |
|
tSKEW |
- |
|(0.20*Tclk)/7| |
ps |
- |
|
LVDS Clock/DATA Rising/Falling time |
|
tRF |
260 |
|(0.3*Tclk)/7| |
ps |
2 |
|
Effective time of LVDS |
|
teff |
|·360| |
- |
ps |
- |
|
LVDS Clock to Clock Skew (Even to Odd) |
|
tSKEW_EO |
- |
|1/7* Tclk| |
ps |
- |
|
Note 1. All Input levels of LVDS signals are based on the EIA 644 Standard.
2.If tRF isn’t enough, teff should be meet the range.
3.LVDS Differential Voltage is defined within teff
Ver. 0.0 |
12 / 38 |
|
|
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory! www.panelook.com
Loading...