LG 22LV2510, 22LV2530, 22LV2510-TB, 22LV2530-TD Service Manual
LED LCD TV
SERVICE MANUAL
CAUTION
BEFORE SERVICING THE CHASSIS,
READ THE SAFETY PRECAUTIONS IN THIS MANUAL.
CHASSIS : LB01S
MODEL : 22LV2510 22LV2510-TB
MODEL : 22LV2530
22LV2530-TD
North/Latin America http://aic.lgservice.com
Europe/Africa http://eic.lgservice.com
Asia/Oceania http://biz.lgservice.com
Internal Use Only
Printed in KoreaP/NO : MFL67002710 (1103-REV00)
LGE Internal Use OnlyCopyright © 2011 LG Electronics. Inc. All rights reserved.
Only for training and service purposes
- 2 -
CONTENTS
CONTENTS .............................................................................................. 2
PRODUCT SAFETY ................................................................................. 3
SPECIFICATION ....................................................................................... 6
ADJUSTMENT INSTRUCTION ................................................................ 9
BLOCK DIAGRAM...................................................................................14
EXPLODED VIEW .................................................................................. 15
SCHEMATIC CIRCUIT DIAGRAM ..............................................................
LGE Internal Use OnlyCopyright © 2011 LG Electronics. Inc. All rights reserved.
Only for training and service purposes
- 3 -
SAFETY PRECAUTIONS
Many electrical and mechanical parts in this chassis have special safety-related characteristics. These parts are identified by in the
Schematic Diagram and Exploded View.
It is essential that these special safety parts should be replaced with the same components as recommended in this manual to prevent
Shock, Fire, or other Hazards.
Do not modify the original design without permission of manufacturer.
General Guidance
An isolation Transformer should always be used during the
servicing of a receiver whose chassis is not isolated from the AC
power line. Use a transformer of adequate power rating as this
protects the technician from accidents resulting in personal injury
from electrical shocks.
It will also protect the receiver and it's components from being
damaged by accidental shorts of the circuitry that may be
inadvertently introduced during the service operation.
If any fuse (or Fusible Resistor) in this TV receiver is blown,
replace it with the specified.
When replacing a high wattage resistor (Oxide Metal Film Resistor,
over 1 W), keep the resistor 10 mm away from PCB.
Keep wires away from high voltage or high temperature parts.
Before returning the receiver to the customer,
always perform an AC leakage current check on the exposed
metallic parts of the cabinet, such as antennas, terminals, etc., to
be sure the set is safe to operate without damage of electrical
shock.
Leakage Current Cold Check(Antenna Cold Check)
With the instrument AC plug removed from AC source, connect an
electrical jumper across the two AC plug prongs. Place the AC
switch in the on position, connect one lead of ohm-meter to the AC
plug prongs tied together and touch other ohm-meter lead in turn to
each exposed metallic parts such as antenna terminals, phone
jacks, etc.
If the exposed metallic part has a return path to the chassis, the
measured resistance should be between 1 MΩ and 5.2 MΩ.
When the exposed metal has no return path to the chassis the
reading must be infinite.
An other abnormality exists that must be corrected before the
receiver is returned to the customer.
Leakage Current Hot Check (See below Figure)
Plug the AC cord directly into the AC outlet.
Do not use a line Isolation Transformer during this check.
Connect 1.5 K / 10 watt resistor in parallel with a 0.15 uF capacitor
between a known good earth ground (Water Pipe, Conduit, etc.)
and the exposed metallic parts.
Measure the AC voltage across the resistor using AC voltmeter
with 1000 ohms/volt or more sensitivity.
Reverse plug the AC cord into the AC outlet and repeat AC voltage
measurements for each exposed metallic part. Any voltage
measured must not exceed 0.75 volt RMS which is corresponds to
0.5 mA.
In case any measurement is out of the limits specified, there is
possibility of shock hazard and the set must be checked and
repaired before it is returned to the customer.
Leakage Current Hot Check circuit
1.5 Kohm/10W
To Instrument’s
exposed
METALLIC PARTS
Good Earth Ground
such as WATER PIPE,
CONDUIT etc.
AC Volt-meter
When 25A is impressed between Earth and 2nd Ground
for 1 second, Resistance must be less than 0.1
*Base on Adjustment standard
IMPORTANT SAFETY NOTICE
0.15 uF
Ω
LGE Internal Use OnlyCopyright © 2011 LG Electronics. Inc. All rights reserved.
Only for training and service purposes
- 4 -
CAUTION: Before servicing receivers covered by this service
manual and its supplements and addenda, read and follow the
SAFETY PRECAUTIONS on page 3 of this publication.
NOTE: If unforeseen circumstances create conflict between the
following servicing precautions and any of the safety precautions on
page 3 of this publication, always follow the safety precautions.
Remember: Safety First.
General Servicing Precautions
1. Always unplug the receiver AC power cord from the AC power
source before;
a. Removing or reinstalling any component, circuit board
module or any other receiver assembly.
b. Disconnecting or reconnecting any receiver electrical plug or
other electrical connection.
c. Connecting a test substitute in parallel with an electrolytic
capacitor in the receiver.
CAUTION: A wrong part substitution or incorrect polarity
installation of electrolytic capacitors may result in an
explosion hazard.
2. Test high voltage only by measuring it with an appropriate high
voltage meter or other voltage measuring device (DVM,
FETVOM, etc) equipped with a suitable high voltage probe.
Do not test high voltage by "drawing an arc".
3. Do not spray chemicals on or near this receiver or any of its
assemblies.
4. Unless specified otherwise in this service manual, clean
electrical contacts only by applying the following mixture to the
contacts with a pipe cleaner, cotton-tipped stick or comparable
non-abrasive applicator; 10 % (by volume) Acetone and 90 %
(by volume) isopropyl alcohol (90 % - 99 % strength)
CAUTION: This is a flammable mixture.
Unless specified otherwise in this service manual, lubrication of
contacts in not required.
5. Do not defeat any plug/socket B+ voltage interlocks with which
receivers covered by this service manual might be equipped.
6. Do not apply AC power to this instrument and/or any of its
electrical assemblies unless all solid-state device heat sinks are
correctly installed.
7. Always connect the test receiver ground lead to the receiver
chassis ground before connecting the test receiver positive
lead.
Always remove the test receiver ground lead last.
8. Use with this receiver only the test fixtures specified in this
service manual.
CAUTION: Do not connect the test fixture ground strap to any
heat sink in this receiver.
Electrostatically Sensitive (ES) Devices
Some semiconductor (solid-state) devices can be damaged easily
by static electricity. Such components commonly are called
Electrostatically Sensitive (ES) Devices. Examples of typical ES
devices are integrated circuits and some field-effect transistors and
semiconductor "chip" components. The following techniques
should be used to help reduce the incidence of component
damage caused by static by static electricity.
1. Immediately before handling any semiconductor component or
semiconductor-equipped assembly, drain off any electrostatic
charge on your body by touching a known earth ground.
Alternatively, obtain and wear a commercially available
discharging wrist strap device, which should be removed to
prevent potential shock reasons prior to applying power to the
unit under test.
2. After removing an electrical assembly equipped with ES
devices, place the assembly on a conductive surface such as
aluminum foil, to prevent electrostatic charge buildup or
exposure of the assembly.
3. Use only a grounded-tip soldering iron to solder or unsolder ES
devices.
4. Use only an anti-static type solder removal device. Some solder
removal devices not classified as "anti-static" can generate
electrical charges sufficient to damage ES devices.
5. Do not use freon-propelled chemicals. These can generate
electrical charges sufficient to damage ES devices.
6. Do not remove a replacement ES device from its protective
package until immediately before you are ready to install it.
(Most replacement ES devices are packaged with leads
electrically shorted together by conductive foam, aluminum foil
or comparable conductive material).
7. Immediately before removing the protective material from the
leads of a replacement ES device, touch the protective material
to the chassis or circuit assembly into which the device will be
installed.
CAUTION: Be sure no power is applied to the chassis or circuit,
and observe all other safety precautions.
8. Minimize bodily motions when handling unpackaged
replacement ES devices. (Otherwise harmless motion such as
the brushing together of your clothes fabric or the lifting of your
foot from a carpeted floor can generate static electricity
sufficient to damage an ES device.)
General Soldering Guidelines
1. Use a grounded-tip, low-wattage soldering iron and appropriate
tip size and shape that will maintain tip temperature within the
range or 500
°
F to 600 °F.
2. Use an appropriate gauge of RMA resin-core solder composed
of 60 parts tin/40 parts lead.
3. Keep the soldering iron tip clean and well tinned.
4. Thoroughly clean the surfaces to be soldered. Use a mall wirebristle (0.5 inch, or 1.25 cm) brush with a metal handle.
Do not use freon-propelled spray-on cleaners.
5. Use the following unsoldering technique
a. Allow the soldering iron tip to reach normal temperature.
(500
°F to 600 °F)
b. Heat the component lead until the solder melts.
c. Quickly draw the melted solder with an anti-static, suction-
type solder removal device or with solder braid.
CAUTION: Work quickly to avoid overheating the circuit
board printed foil.
6. Use the following soldering technique.
a. Allow the soldering iron tip to reach a normal temperature
(500
°F to 600 °F)
b. First, hold the soldering iron tip and solder the strand against
the component lead until the solder melts.
c. Quickly move the soldering iron tip to the junction of the
component lead and the printed circuit foil, and hold it there
only until the solder flows onto and around both the
component lead and the foil.
CAUTION: Work quickly to avoid overheating the circuit
board printed foil.
d. Closely inspect the solder area and remove any excess or
splashed solder with a small wire-bristle brush.
SERVICING PRECAUTIONS
LGE Internal Use OnlyCopyright © 2011 LG Electronics. Inc. All rights reserved.
Only for training and service purposes
- 5 -
IC Remove/Replacement
Some chassis circuit boards have slotted holes (oblong) through
which the IC leads are inserted and then bent flat against the
circuit foil. When holes are the slotted type, the following technique
should be used to remove and replace the IC. When working with
boards using the familiar round hole, use the standard technique
as outlined in paragraphs 5 and 6 above.
Removal
1. Desolder and straighten each IC lead in one operation by gently
prying up on the lead with the soldering iron tip as the solder
melts.
2. Draw away the melted solder with an anti-static suction-type
solder removal device (or with solder braid) before removing the
IC.
Replacement
1. Carefully insert the replacement IC in the circuit board.
2. Carefully bend each IC lead against the circuit foil pad and
solder it.
3. Clean the soldered areas with a small wire-bristle brush.
(It is not necessary to reapply acrylic coating to the areas).
"Small-Signal" Discrete Transistor
Removal/Replacement
1. Remove the defective transistor by clipping its leads as close as
possible to the component body.
2. Bend into a "U" shape the end of each of three leads remaining
on the circuit board.
3. Bend into a "U" shape the replacement transistor leads.
4. Connect the replacement transistor leads to the corresponding
leads extending from the circuit board and crimp the "U" with
long nose pliers to insure metal to metal contact then solder
each connection.
Power Output, Transistor Device
Removal/Replacement
1. Heat and remove all solder from around the transistor leads.
2. Remove the heat sink mounting screw (if so equipped).
3. Carefully remove the transistor from the heat sink of the circuit
board.
4. Insert new transistor in the circuit board.
5. Solder each transistor lead, and clip off excess lead.
6. Replace heat sink.
Diode Removal/Replacement
1. Remove defective diode by clipping its leads as close as
possible to diode body.
2. Bend the two remaining leads perpendicular y to the circuit
board.
3. Observing diode polarity, wrap each lead of the new diode
around the corresponding lead on the circuit board.
4. Securely crimp each connection and solder it.
5. Inspect (on the circuit board copper side) the solder joints of
the two "original" leads. If they are not shiny, reheat them and if
necessary, apply additional solder.
Fuse and Conventional Resistor
Removal/Replacement
1. Clip each fuse or resistor lead at top of the circuit board hollow
stake.
2. Securely crimp the leads of replacement component around
notch at stake top.
3. Solder the connections.
CAUTION: Maintain original spacing between the replaced
component and adjacent components and the circuit board to
prevent excessive component temperatures.
Circuit Board Foil Repair
Excessive heat applied to the copper foil of any printed circuit
board will weaken the adhesive that bonds the foil to the circuit
board causing the foil to separate from or "lift-off" the board. The
following guidelines and procedures should be followed whenever
this condition is encountered.
At IC Connections
To repair a defective copper pattern at IC connections use the
following procedure to install a jumper wire on the copper pattern
side of the circuit board. (Use this technique only on IC
connections).
1. Carefully remove the damaged copper pattern with a sharp
knife. (Remove only as much copper as absolutely necessary).
2. carefully scratch away the solder resist and acrylic coating (if
used) from the end of the remaining copper pattern.
3. Bend a small "U" in one end of a small gauge jumper wire and
carefully crimp it around the IC pin. Solder the IC connection.
4. Route the jumper wire along the path of the out-away copper
pattern and let it overlap the previously scraped end of the good
copper pattern. Solder the overlapped area and clip off any
excess jumper wire.
At Other Connections
Use the following technique to repair the defective copper pattern
at connections other than IC Pins. This technique involves the
installation of a jumper wire on the component side of the circuit
board.
1. Remove the defective copper pattern with a sharp knife.
Remove at least 1/4 inch of copper, to ensure that a hazardous
condition will not exist if the jumper wire opens.
2. Trace along the copper pattern from both sides of the pattern
break and locate the nearest component that is directly
connected to the affected copper pattern.
3. Connect insulated 20-gauge jumper wire from the lead of the
nearest component on one side of the pattern break to the lead
of the nearest component on the other side.
Carefully crimp and solder the connections.
CAUTION: Be sure the insulated jumper wire is dressed so the
it does not touch components or sharp edges.
LGE Internal Use OnlyCopyright © 2011 LG Electronics. Inc. All rights reserved.
Only for training and service purposes
- 6 -
SPECIFICATION
NOTE : Specifications and others are subject to change without notice for improvement
.
4. Model General Specification
1. Application range
This specification is applied to the LCD TV used LB01S
chassis.
2. Requirement for Test
Each part is tested as below without special appointment.
1) Temperature
: 25 ºC ± 5 ºC (77 ºF ± 9 ºF), CST : 40 ºC ± 5 ºC
2) Relative Humidity : 65 % ± 10 %
3) Power Voltage
: Standard input voltage (AC 100-240 V~ 50 / 60 Hz)
* Standard Voltage of each products is marked by models.
4) Specification and performance of each parts are followed
each drawing and specification by part number in
accordance with BOM.
5) The receiver must be operated for about 5 minutes prior to
the adjustment.
3. Test method
1) Performance: LGE TV test method followed
2) Demanded other specification
- Safety: CE, IEC specification
- EMC:CE, IEC
No. Item Specification Remarks
1. Market Austrailia, NewZealand, Singapore, Malaysia, only Analog for A-ASIA
Vietnam, Indonesia, South Africa, Israel, A-ASIA
2. Broadcasting system 1) PAL/SECAM-B/G/D/K PAL for NZ/SG
2) PAL-I/II
3) NTSC-M
4) DVB-T
3. Receiving system Analog : Upper Heterodyne
G DVB-T
Digital : COFDM(DVB-T) - Guard Interval(Bitrate_Mbit/s)
1/4, 1/8, 1/16, 1/32
- Modulation : Code Rate
QPSK : 1/2, 2/3, 3/4, 5/6, 7/8
16-QAM : 1/2, 2/3, 3/4, 5/6, 7/8
64-QAM : 1/2, 2/3, 3/4, 5/6, 7/8
4. Video Input RCA PAL, SECAM, NTSC 4 System : PAL, SECAM, NTSC, PAL60
5. Component Input Y/Cb/Cr, Y/Pb/Pr
6. RGB Input (1EA) RGB-PC Analog(D-SUB 15PIN)
7. HDMI Input HDMI1-DTV/DVI PC
HDMI2-DTV/DVI - HD Model : HDMI version 1.3
HDMI3-DTV/DVI - FHD Model : HDMI version 1.4
Support HDCP
8. Audio Input RGB/DVI Audio
Component
AV
9. SDPIF out SPDIF out
10. USB For My Media(Movie/Photo/Music List) or For SVC
- 7 -
LGE Internal Use OnlyCopyright © 2011 LG Electronics. Inc. All rights reserved.
Only for training and service purposes
5. Component Video Input (Y, PB, PR)
No.
Specification
Remark
Resolution H-freq(kHz) V-freq(Hz)
1. 720x480 15.73 60.00 SDTV,DVD 480i
2. 720x480 15.63 59.94 SDTV,DVD 480i
3. 720x480 31.47 59.94 480p
4. 720x480 31.50 60.00 480p
5. 720x576 15.625 50.00 SDTV,DVD 625 Line
6. 720x576 31.25 50.00 HDTV 576p
7. 1280x720 45.00 50.00 HDTV 720p
8. 1280x720 44.96 59.94 HDTV 720p
9. 1280x720 45.00 60.00 HDTV 720p
10. 1920x1080 31.25 50.00 HDTV 1080i
11. 1920x1080 33.75 60.00 HDTV 1080i
12. 1920x1080 33.72 59.94 HDTV 1080i
13. 1920x1080 56.250 50 HDTV 1080p
14. 1920x1080 67.5 60 HDTV 1080p
No.
Specification
Proposed Remark
Resolution H-freq(kHz) V-freq(Hz) Pixel Clock(MHz)
1. 720*400 31.468 70.08 28.321 For only DOS mode
2. 640*480 31.469 59.94 25.17 VESA Input 848*480 60 Hz, 852*480 60 Hz
-> 640*480 60 Hz Display
3. 800*600 37.879 60.31 40.00 VESA
4. 1024*768 48.363 60.00 65.00 VESA(XGA)
5. 1280*768 47.78 59.87 79.5 WXGA
6. 1360*768 47.72 59.8 84.75 WXGA
7. 1280*1024 63.981 60.02 108.875 SXGA FHD Model
8. 1920*1080 66.587 59.93 138.625 WUXGA FHD model
6. RGB Input (PC)
- 8 -
LGE Internal Use OnlyCopyright © 2011 LG Electronics. Inc. All rights reserved.
Only for training and service purposes
7. HDMI Input
(1) DTV Mode
No. Resolution H-freq(kHz) V-freq.(Hz) Pixel clock(MHz) Proposed Remark
1. 720*400 31.468 70.08 28.321 HDCP
2. 640*480 31.469 59.94 25.17 VESA HDCP
3. 800*600 37.879 60.31 40.00 VESA HDCP
4. 1024*768 48.363 60.00 65.00 VESA(XGA) HDCP
5. 1360*768 47.72 59.8 84.75 WXGA HDCP
6. 1280*1024 63.981 60.02 108.875 SXGA HDCP/FHD model
7. 1920*1080 67.5 60.00 138.625 WUXGA HDCP/FHD model
(2) PC Mode
No. Resolution H-freq(kHz) V-freq.(Hz) Pixel clock(MHz) Proposed Remark
1. 720*480 31.469 /31.5 59.94 /60 27.00/27.03 SDTV 480P
2. 720*576 31.25 50 54 SDTV 576P
3. 1280*720 37.500 50 74.25 HDTV 720P
4. 1280*720 44.96 /45 59.94 /60 74.17/74.25 HDTV 720P
5. 1920*1080 33.72 /33.75 59.94 /60 74.17/74.25 HDTV 1080I
6. 1920*1080 28.125 50.00 74.25 HDTV 1080I
7. 1920*1080 26.97 /27 23.97 /24 74.17/74.25 HDTV 1080P
8. 1920*1080 33.716 /33.75 29.976 /30.00 74.25 HDTV 1080P
9. 1920*1080 56.250 50 148.5 HDTV 1080P
10. 1920*1080 67.43 /67.5 59.94 /60 148.35/148.50 HDTV 1080P
LGE Internal Use OnlyCopyright © 2011 LG Electronics. Inc. All rights reserved.
Only for training and service purposes
- 9 -
ADJUSTMENT INSTRUCTION
1. Application Range
This specification sheet is applied to all of the LCD TV with
LB01S chassis.
2. Designation
1) The adjustment is according to the order which is designated
and which must be followed, according to the plan which can
be changed only on agreeing.
2) Power Adjustment: Free Voltage
3) Magnetic Field Condition: Nil.
4) Input signal Unit: Product Specification Standard
5) Reserve after operation: Above 5 Minutes (Heat Run)
Temperature : at 25 ºC ± 5 ºC
Relative humidity : 65 % ± 10 %
Input voltage : 220 V, 60 Hz
6) Adjustment equipments: Color Analyzer(CA-210 or CA-110),
DDC Adjustment Jig equipment, Service remote control.
7) Push the “IN STOP” key - For memory initialization.
3. Main PCB check process
* APC - After Manual-Insert, executing APC
* Boot file Download
1) Execute ISP program “Mstar ISP Utility” and then click
“Config” tab.
2) Set as below, and then click “Auto Detect” and check “OK”
message
If “Error” is displayed, Check connection between
computer, jig, and set.
3) Click “Read” tab, and then load download file (XXXX.bin)
by clicking “Read”
4) Click “Connect” tab. If “Can’t” is displayed, check
connection between computer, jig, and set.
5) Click “Auto” tab and set as below.
6) Click “Run”.
7) After downloading, check “OK” message.
* USB DOWNLOAD
1) Put the USB Stick to the USB socket.
2) Automatically detecting update file in USB Stick.
- If your downloaded program version in USB Stick is Low,
it didn’t work. But your downloaded version is High, USB
data is automatically detecting.
3) Show the message “Copying files from memory”.
filexxx.bin
(4)
(7) .OK
(5)
(6)
(1)
fil exxx.bin
(2)
(3)
Please Check the Speed :
To use speed between
from 200KHz to 400KHz
Case1 : Software version up
1. After downloading S/W by USB, TV set will reboot
automatically
2. Push “In-stop” key
3. Push “Power on” key
4. Function inspection
5. After function inspection, Push “In-stop” key.
Case2 : Function check at the assembly line
1. When TV set is entering on the assembly line, Push
“In-stop” key at first.
2. Push “Power on” key for turning it on.
-> If you push “Power on” key, TV set will recover
channel information by itself.
3. After function inspection, Push “In-stop” key.
4) Updating is starting.
5) Uploading completed, The TV will restart automatically.
6) If your TV is turned on, check your updated version and
Tool option.(explain the Tool option, next stage)
* If downloading version is more high than your TV have,
TV can lost all channel data. In this case, you have to
channel recover. if all channel data is cleared, you didn’t
have a DTV/ATV test on production line.
* After downloading, have to adjust Tool Option again.
1) Push "IN-START" key in service remote control.
2) Select “Tool Option 1” and Push “OK” key.
3) Punch in the number. (Each model has their number)
4) Completed selecting Tool option.
3.1. ADC Process
(1) ADC
- Enter Service Mode by pushing “ADJ” key,
- Enter Internal ADC mode by pushing “
G
” key at “5. ADC
Calibration”
<Caution> Using ‘power on’ button of the Adjustment remote
control, power on TV.
* ADC Calibration Protocol (RS232)
Adjust Sequence
• aa 00 00 [Enter Adjust Mode]
• xb 00 40 [Component1 Input (480i)]
• ad 00 10 [Adjust 480i Comp1]
• xb 00 60 [RGB Input (1024*768)]
• ad 00 10 [Adjust 1024*768 RGB]
• aa 00 90 End Adjust mode
* Required equipment : Adjustment remote control.
3.2. Function Check
* Check display and sound
- Check Input and Signal items. (cf. work instructions)
1) TV
2) AV (SCART1/SCART2/ CVBS)
3) COMPONENT (480i)
4) RGB (PC : 1024 x 768 @ 60 hz)
5) HDMI
6) PC Audio In
* Display and Sound check is executed by Remote control.
- 10 -
LGE Internal Use OnlyCopyright © 2011 LG Electronics. Inc. All rights reserved.
Only for training and service purposes
No Item CMD1 CMD2 Data0
Enter Adjust Adjust A A 0 0 When transfer the ‘Mode In’,
Mode ‘Mode In’ Carry the command.
ADC adjust ADC Adjust A D 1 0 Automatically adjustment
(The use of a internal pattern)
EZ ADJUT
0. Tool Option1
1. Tool Option2
2. Tool Option3
3. Tool Option4
4. Country Group
5. ADC Calibration
6. White Balance
7. Test Pattern
8. EDID D/L
9. Sub B/C
10. V-Com
11. P-Gamma
ADC Calibration
ADC Comp 480i
ADC Comp 1080p
ADC RGB
NG
NG
NG
Reset
Start
Module Tool option1 Tool option2 Tool option3(AU,TS) Tool option4 Tool option5
CMI 10020 8726 55337 26904 288
4. Total Assembly line process
4.1. Adjustment Preparation
· W/B Equipment condition
CA210
: CCFL/EEFL -> CH9, Test signal: Inner pattern(80IRE)
LED -> CH14, Test signal: Inner pattern(80IRE)
· Above 5 minutes H/run in the inner pattern. (“power on” key
of adjust remote control)
· Edge LED W/B Table in process of aging time(Only LGD
Edge LED Module except AUO, CMI, IPS Module)
CA210: CH14, Test signal : Inner pattern(80IRE)
* Connecting picture of the measuring instrument
(On Automatic control)
Inside PATTERN is used when W/B is controlled. Connect to
auto controller or push Adjustment R/C POWER ON ->
Enter the mode of White-Balance, the pattern will come out.
* Auto-control interface and directions
1) Adjust in the place where the influx of light like floodlight
around is blocked. (illumination is less than 10 lux).
2) Adhere closely the Color Analyzer (CA210) to the module
less than 10 cm distance, keep it with the surface of the
Module and Color Analyzer’s prove vertically.(80° ~ 100°).
3) Aging time
- After aging start, keep the power on (no suspension of
power supply) and heat-run over 5 minutes.
- Using ‘no signal’ or ‘full white pattern’ or the others,
check the back light on.
• Auto adjustment Map(RS-232C)
RS-232C COMMAND
[CMD ID DATA]
Wb 00 00 White Balance Start
Wb 00 ff White Balance End
<Caution>
Color Temperature : COOL, Medium, Warm.
One of R Gain/G Gain/ B Gain should be kept on 0xC0, and
adjust other two lower than C0.
(when R/G/B Gain are all C0, it is the FULL Dynamic Range
of Module)
* Manual W/B process using adjusts Remote control.
• After enter Service Mode by pushing “ADJ” key,
• Enter White Balance by pushing “
G
” key at “6. White
Balance”.
* After done all adjustments, Press “In-start” button and
compare Tool option and Area option value with its BOM, if
it is correctly same then unplug the AC cable. If it is not
same, then correct it same with BOM and unplug AC cable.
For correct it to the model’s module from factory Jig model.
* Push the “IN STOP” key after completing the function
inspection. And Mechanical Power Switch must be set
“ON”.
4.2. DDC EDID Write (RGB 128Byte )
• Connect D-sub Signal Cable to D-sub Jack.
• Write EDID Data to EEPROM(24C02) by using DDC2B
protocol.
• Check whether written EDID data is correct or not.
* For SVC main Assembly, EDID have to be downloaded to
Insert Process in advance.
***:Year : Controlled
****:Check sum
- 11 -
LGE Internal Use OnlyCopyright © 2011 LG Electronics. Inc. All rights reserved.
Only for training and service purposes
Cool 9,300 K X=0.285(±0.002)
Y=0.293(±0.002) <Test Signal>
Medium 8,000 K X=0.295(±0.002) Inner pattern
Y=0.305(±0.002) (204 gray,80 IRE)
Warm 6,500 K X=0.313(±0.002)
Y=0.329(±0.002)
Full White Pattern
COLOR
ANALYZER
TYPE: CA-210
RS-232C Communication
CA-210
RS-232C COMMAND MIN CENTER MAX
[CMD ID DATA] (DEFAULT)
Cool Mid Warm Cool Mid Warm
R Gain jg Ja jd 00 172 192 192 192
G Gain jh Jb je 00 172 192 192 192
B Gain ji Jc jf 00 192 192 172 192
R Cut 64 64 64 128
G Cut 64 64 64 128
B Cut 64 64 64 128
EZ ADJUST
0. Tool Option1
1. Tool Option2
2. Tool Option3
3. Tool Option4
4. Country Group
5. ADC Calibration
6. White Balance
7. Test Pattern
8. EDID D/L
9. Sub B/C
10. V-Com
11. P-Gamma
White Balance
Color Temp.
R-Gain
G-Gain
B-Gain
R-Cut
G-Cut
B-Cut
Test-Pattern.
Reset
Cool
172
172
192
64
64
64
ON
To set
Aging Time Cool Medium Warm
GP2R (Min.) X Y X Y X Y
269 273 285 293 313 329
1 0-2 279 288 295 308 319 338
2 3-5 278 286 294 306 318 336
3 6-9 277 285 293 305 317 335
4 10-19 276 283 292 303 316 333
5 20-35 274 280 290 300 314 330
6 36-49 272 277 288 297 312 327
7 50-79 271 275 287 295 311 325
8 8-149 270 274 286 294 310 324
9 Over 150 269 273 285 293 309 323
4.3. DDC EDID Write (HDMI 256Byte)
• Connect HDMI Signal Cable to HDMI Jack.
• Write EDID Data to EEPROM(24C02) by using DDC2B
protocol.
• Check whether written EDID data is correct or not.
* For SVC main Assembly, EDID have to be downloaded to
Insert Process in advance.
4.4. EDID DATA
1) All Data : HEXA Value
2) Changeable Data :
*: Serial No : Controlled / Data:01
**: Month : Controlled / Data:00
4.5. Auto Download
1) After ener Service Mode by pushing “ADJ” key.
2) Enter EDID D/L menu.
3) Enter “START” by pushing “OK” key.
<Caution> Nerver connect HDMI && D-sub cable when EDID
downloaded
* Edid data and Model option download (RS232)
- Manual Download
* Caution
1) Use the proper signal cable for EDID Download
- Analog EDID : Pin3 exists
- Digital EDID : Pin3 exists
2) Never connect HDMI & D-sub Cable at the same time.
3) Use the proper cables below for EDID Writing
4) Download HDMI1, HDMI2, separately because HDMI1 is
different from HDMI2
1) HD RGB EDID data
2) HD HDMI EDID data
* Detail EDID Options are below
ⓐ Product ID
ⓑ Serial No: Controlled on production line.
ⓒ Month, Year: Controlled on production line:
ex) Week : ‘01’ -> ‘01’
Year : ‘2011’ -> ‘15’ fix
ⓓ Model Name(Hex):
ⓔ Checksum: Changeable by total EDID data.
ⓕ Vendor Specific(HDMI)
Model Name HEX EDID Table DDC Function
FHD Model 0001 01 00 Analog/Digital
LGE Internal Use OnlyCopyright © 2011 LG Electronics. Inc. All rights reserved.
Only for training and service purposes
- 12 -
MODEL MODEL NAME(HEX)
all 00 00 00 FC 00 4C 47 20 54 56 0A 20 20 20 20 20 20 20
Item
Manufacturer ID
Version
Revision
Condition
GSM
Digital : 1
Digital : 3
Data(Hex)
1E6D
01
03
D-sub to D-sub DVI-D to HDMI or HDMI to HDMI
For HDMI EDIDFor Analog EDID
INPUT MODEL NAME(HEX)
HDMI1 65030C001000
HDMI2 65030C002000
HDMI3 65030C003000
012 3 4 5 67 8 9ABCD EF
000ff ff ff ff ff ff001e6d ab
10 c 01 03 68 10 09 78 0a ee 91 a3 54 4c 99 26
20 0f 50 54 a1 08 00 81 80 61 40 45 40 31 40 01 01
30 01 01 01 01 01 01 02 3a 80 18 71 38 2d 40 58 2c
40 45 00 a0 5a 00 00 00 1e 01 1d 00 72 51 d0 1e 20
50 6e 28 55 00 a0 5a 00 00 00 1e 00 00 00 fd 00 3a
60 3e 1e 53 10 00 0a 20 20 20 20 20 20 d
70 d 00 e
012 3 4 5 67 8 9ABCD EF
000ff ff ff ff ff ff001e6d ab
10 c 01 03 80 10 09 78 0a ee 91 a3 54 4c 99 26
20 0f 50 54 a1 08 00 71 4f 81 80 01 01 01 01 01 01
30 01 01 01 01 01 01 02 3a 80 18 71 38 2d 40 58 2c
40 45 00 a0 5a 00 00 00 1e 1b 21 50 a0 51 00 1e 30
50 48 88 35 00 a0 5a 00 00 00 1c 00 00 00 fd 00 3a
60 3e 1e 53 10 00 0a 20 20 20 20 20 20 d
70 d 01 e
80 02 03 20 f1 4e 10 1f 84 13 05 14 03 02 12 20 21
90 22 15 01 26 15 07 50 09 57 07 f
A0 01 1d 80 18 71 1c 16 20 58 2c 25 00 a0 5a 00 00
B0 00 9e 01 1d 00 72 51 d0 1e 20 6e 28 55 00 a0 5a
C0 00 00 00 1e 02 3a 80 18 71 38 2d 40 58 2c 45 00
D0 a0 5a 00 00 00 1e 01 1d 00 bc 52 d0 1e 20 b8 28
E0 55 40 a0 5a 00 00 00 1e 8c 0a d0 8a 20 e0 2d 10
F0 10 3e 96 00 a0 5a 00 00 00 18 00 00 00 00 00 e
NO Item CMD1 CMD2 Data0
Enter Download A A 0 0 When transfer the ‘Mode In’,
download Mode ‘Mode In’ Carry the command.
EDID data and Download A E 00 10 Automatically Download
Model option (The use of a internal pattern)
download
EZ ADJUT
0. Tool Option1
1. Tool Option2
2. Tool Option3
3. Tool Option4
4. Country Group
5. ADC Calibration
6. White Balance
7. Test Pattern
8. EDID D/L
9. Sub B/C
10. V-Com
11. P-Gamma
EDID D/L
HDMI1
HDMI2
HDMI3
RGB
NG
NG
NG
NG
Reset
Start
EDID D/L
Reset
Start
HDMI1
HDMI2
HDMI3
RGB
OK
OK
OK
OK
- 13 -
LGE Internal Use OnlyCopyright © 2011 LG Electronics. Inc. All rights reserved.
Only for training and service purposes
5. Model name & Serial number D/L
• Press “Power on” key of service remocon.
(Baud rate : 115200 bps)
• Connect RS232 Signal Cable to RS-232 Jack.
• Write Serial number by use RS-232.
• Must check the serial number at the Product/Service
info.(menu key -> red key -> select product/Service info)
5.1. Signal TABLE
CMD : A0h
LENGTH : 85~94h (1~16 bytes)
ADH : EEPROM Sub Address high (00~1F)
ADL : EEPROM Sub Address low (00~FF)
Data : Write data
CS : CMD + LENGTH + ADH + ADL + Data_1 +…+ Data_n
Delay : 20ms
5.2. Command Set
* Description
FOS Default write : <7mode data> write
Vtotal, V_Frequency, Sync_Polarity, Htotal, Hstart, Vstart, 0,
Phase
Data write : Model Name and Serial Number write in
EEPROM,.
5.3. Method & notice
A. Serial number D/L is using of scan equipment.
B. Setting of scan equipment operated by Manufacturing
Technology Group.
C. Serial number D/L must be conformed when it is produced
in production line, because serial number D/L is mandatory
by D-book 4.0.
* Manual Download (Model Name and Serial Number)
If the TV set is downloaded by OTA or Service man, Sometimes
model name or serial number is initialized.(Not always)
There is impossible to download by bar code scan, so It need
Manual download.
1) Press the ‘instart’ key of ADJ remote control.
2) Go to the menu ‘6.Model Number D/L’ like below photo.
3) Input the Factory model name(ex 32LV2510-TB) or Serial
number like photo.
4) Check the model name Instart menu -> Factory name
displayed (ex 32LV2510-TB)
5) Check the Product/Service info.(Menu key -> Red key ->
Select product/Service info)
CMD LENGTH ADH ADL DATA_1 . . . Data_n CS DELAY
No. Adjust mode CMD(hex) LENGTH(hex) Description
1
EEPROM WRITE
A0h
84h+n
n-bytes Write (n = 1~16)
- 14 -
LGE Internal Use OnlyCopyright © 2011 LG Electronics. Inc. All rights reserved.
Only for training and service purposes
BLOCK DIAGRAM
RG
B P
C
S
PDIF
Compo nent
H/ P OUT
HDMI(DV
I)
Half
H
al
f
NIM
NIM
(
C
A
N)
(
CAN)
P
C/ DVI Au
d
i In
RS-
23
2
C
IF +/ -
TU_
C
VBS
SIF
L/ R
S7M- R
MAX3232
SERI
AL FLASH
MXIC (8M bit)
M
5
M2
I
X- tal
24.69M
LVDS
(HD o
r FHD or FHD 100/ 120Hz
)
A. AMP
NTP7100
USB2
.
0
DP/D
M
S
P
K L/ R
X
-
tal
1
2
M
FFC(51P) : FHD 50/ 60Hz
FHD 100/ 120Hz
I2S
SPDIF
H/
P L/ R
L/ R
CVBS, Y/Pb
/Pr, L/
R
RGB/H/V
RS23
2C
Rear
TMDS
DDR2 Add.
DDR2 Data
SPI
M
IC
O
M
UP
D
7
8F
0
5
14A
GA
-
G
A
M- A
X
MICOM SDA
MICOM SCL
A
V
Side
NAND Flas
h
(2
G
bi
t
)
H
Y
27UF082G2B- TP
C
B
PCM_A
[0
:7
]
DDR
3
2
5
6
M
H
ynic
H
5
TQ1G63BFR
FFC(31P) : HD 50/ 60Hz
TMDS
HDMI
CVBS, L/
R
D
D
R3 256M
H
y
n
i
c
H5
T
Q1G
6
3
B
FR
DD
R3 256M
H
ynic
H5T
Q1G
63B
F
R
CONTROL
IR & LED /
S
O
FT
T
O
UCH
NEC_
EEPROM
_SCL/SDA
LED_
R/BUZZ
KEY1
KEY2
IR
LED
_
B/ LG L
OGO
SO
FT TOUCH
_SCL/SD
A
M24M01- HRMN6TP
1Mbi
t
HDCP EEPROM
CA
T24W
C0
8
W-
T
I2C
MICOM EEPROM
M24C16- WMN6T
16Kbit
H
DMI
E
EPR
OM
AT2
4
C
0
2
BN- SH- T
RGB
E
EPR
O
M
AT24C02BN-
SH
-
T
I2C
I2C
HDMI
E
EPR
O
M
AT
2
4
C
02BN
-
S
H
-
T
HDMI EEPROM
AT24C
0
2
BN
-
S
H
-
T
I2C
LED D/ L pin
SCL/ SDA
SERIAL FL
A
SH
F
o
r External U
RSA
5
SPI
A. AMP
NTP
7
1
00
WOOFER L/R
I2S
L/ R
FPC(41P) : FHD 100/ 120Hz
- 15 -
LGE Internal Use OnlyCopyright LG Electronics. Inc. All rights reserved.
Only for training and service purposes
300
310
511
120
400
540
521
810
820
200
A5
510
A2
410
A31
A10
A21
LV1
900
910
EXPLODED VIEW
Many electrical and mechanical parts in this chassis have special safety-related characteristics. These
parts are identified by in the Schematic Diagram and EXPLODED VIEW.
It is essential that these special safety parts should be replaced with the same components as
recommended in this manual to prevent X-RADIATION, Shock, Fire, or other Hazards.
Do not modify the original design without permission of manufacturer.
IMPORTANT SAFETY NOTICE
THE SYMBOL MARK OF THIS SCHEMETIC DIAGRAM INCORPORATES
SPECIAL FEATURES IMPORTANT FOR PROTECTION FROM X-RADIATION.
FILRE AND ELECTRICAL SHOCK HAZARDS, WHEN SERVICING IF IS
ESSENTIAL THAT ONLY MANUFATURES SPECFIED PARTS BE USED FOR
THE CRITICAL COMPONENTS IN THE SYMBOL MARK OF THE SCHEMETIC.
CI_TS_DATA[1]
FE_TS_DATA[6]
PCM_A[0]
PCM_A[4]
PCM_D[6]
PCM_D[0]
PCM_A[12]
PCM_A[0]
PCM_A[13]
PCM_A[6]
PCM_A[7]
PCM_A[2]
PCM_A[2]
PCM_A[4]
FE_TS_DATA[5]
PCM_A[1]
PCM_A[10]
CI_TS_DATA[5]
FE_TS_DATA[0]
PCM_A[5]
PCM_D[3]
PCM_A[3]
FE_TS_DATA[7]
PCM_A[3]
PCM_D[4]
FE_TS_DATA[3]
PCM_A[14]
CI_TS_DATA[7]
CI_TS_DATA[6]
FE_TS_DATA[1]
PCM_A[8]
FE_TS_DATA[2]
PCM_A[9]
PCM_A[6]
PCM_A[5]
PCM_A[7]
PCM_D[2]
PCM_D[7]
PCM_A[1]
PCM_A[11]
CI_TS_DATA[3]
FE_TS_DATA[4]
PCM_D[1]
PCM_D[5]
CI_TS_DATA[2]
CI_TS_DATA[0]
CI_TS_DATA[4]
NEC_SCL
/PF_WE
5V_DET_HDMI_2
/PCM_IRQA
R104
10K
OPT
/PF_WP
AUD_LRCH
AMP_SDA
R111 22
PWM2
R144
2.2K
RGB_DDC_SCL
PCM_D[0-7]
R143
3.3K
C106
8pF
OPT
R145
2.2K
/SPI_CS
FRC_PWM0
PWM0
R142
3.3K
AUD_SCK
FRC_SDA
DSUB_DET
/PF_CE0
AR102
22
IC104
M24M01-HRMN6TP
EEPROM_1MBIT_ST
3
E2
2
E1
4
VSS
1
NC
5
SDA
6
SCL
7
WP
8
VCC
/PF_OE
CI_TS_DATA[0-7]
/PCM_OE
/F_RB
SCAN_BLK1/OPC_OUT
R125
1K
OPT
R160
1K
MODEL_OPT_2
/PF_WP
SIDEAV_DET
SCAN_BLK2
SPI_SDO
/F_RB
NEC_SDA
SC1/COMP1_DET
IC104-*1
AT24C1024BN-SH-T
EEPROM_1MBIT_ATMEL
3
A2
2
A1
4
GND
1
NC
5
SDA
6
SCL
7
WP
8
VCC
I2C_SCL
TUNER_RESET
5V_DET_HDMI_4
SPI_SCK
R117
1K
PCM_A[0-14]
PWM2
I2C_SDA
C102
10uF
R102
3.3K
SPI_SDI
DEMOD_RESET
USB1_CTL
+3.3V_Normal
R116
1K
OPT
SC_RE1
C109
0.1uF
FE_TS_DATA[0-7]
RGB_DDC_SDA
CI_TS_VAL
R138 22
AR101
22
PF_ALE
CONTROL_ATTEN
IC102
NAND01GW3B2CN6E
NAND_FLASH_1G_NUMONYX
EAN60762401
26
NC_17
27
NC_18
28
NC_19
29
I/O0
30
I/O1
31
I/O2
32
I/O3
33
NC_20
34
NC_21
35
NC_22
36
VSS_2
37
VDD_2
38
NC_23
39
NC_24
40
NC_25
41
I/O4
42
I/O5
43
I/O6
44
I/O7
45
NC_26
46
NC_27
47
NC_28
48
NC_29
17
AL
3
NC_3
6
NC_6
16
CL
15
NC_10
14
NC_9
13
VSS_1
12
VDD_1
11
NC_8
10
NC_7
9
E
8
R
7
RB
4
NC_4
5
NC_5
25
NC_16
24
NC_15
23
NC_14
2
NC_2
22
NC_13
21
NC_12
1
NC_1
20
NC_11
19
WP
18
W
PCM_5V_CTL
S7_NEC_RXD
ERROR_OUT
R1081K
OPT
MODEL_OPT_1
R109 3.9K
R118
1K
OPT
/PF_WE
IC102-*1
H27U1G8F2BTR-BC
NAND_FLASH_1G_HYNIX
EAN35669102
26
NC_17
27
NC_18
28
NC_19
29
I/O0
30
I/O1
31
I/O2
32
I/O3
33
NC_20
34
NC_21
35
NC_22
36
VSS_2
37
VCC_2
38
NC_23
39
NC_24
40
NC_25
41
I/O4
42
I/O5
43
I/O6
44
I/O7
45
NC_26
46
NC_27
47
NC_28
48
NC_29
17
ALE
3
NC_3
6
NC_6
16
CLE
15
NC_10
14
NC_9
13
VSS_1
12
VCC_1
11
NC_8
10
NC_7
9
CE
8
RE
7
R/B
4
NC_4
5
NC_5
25
NC_16
24
NC_15
23
NC_14
2
NC_2
22
NC_13
21
NC_12
1
NC_1
20
NC_11
19
WP
18
WE
I2C_SDA
FE_TS_VAL_ERR
PWM1
R126
1K
PWM1
R129 22
/PCM_REG
USB1_OCD
+5V_Normal
R105
1K
OPT
FRC_RESET
C103
0.1uF
R121
1K
PCM_A[0-7]
MODEL_OPT_3
C111
2.2uF
5V_DET_HDMI_1
R124
1K
MODEL_OPT_0
/PCM_CE
R139 22
AUD_MASTER_CLK_0
+3.3V_Normal
/PCM_IORD
C105
0.1uF
/PF_CE1
P3904
12505WS-03A00
URSA_DEBUG
1
2
3
4
/PCM_WE
/PF_CE1
R158
100
OPT
R113
4.7K
C101
0.1uF
R14633
R123
1K
OPT
+3.3V_Normal
+3.3V_Normal
SC_RE2
/PCM_CD
AR103
22
Q101
KRC103S
OPT
E
B
C
C107
0.1uF
AMP_SCL
FRC_PWM1
R15133
FRC_SCL
R14733
CI_TS_CLK
R137 22
/PCM_WAIT
I2C_SDA
R132
10K
A_DIM
R157
100
R128
22
I2C_SCL
CI_TS_SYNC
I2C_SCL
/PF_CE0
R155
0
OPT
R136 22
PWM_DIM
/PCM_IOWR
R133
10K
IC103
CAT24WC08W-T
HDCP_EEPROM_CATALYST_OLD
3
A2
2
A1
4
VSS
1
A0
5
SDA
6
SCL
7
WP
8
VCC
/PF_OE
PF_ALE
R107
1K
PCM_RST
S7_NEC_TXD
FE_TS_CLK
R159
100
OPT
MODEL_OPT_6
R106
1K
AV_CVBS_DET
R1401KR141
1K
R135 22
C108
0.1uF
OPT
+3.3V_Normal
PWM0
/FLASH_WP
R156
10K
I2C_SDA
R134 22
AR104
22
FE_TS_SYNC
HP_DET
+3.3V_Normal
+3.3V_Normal
R127 4.7K
C104
8pF
OPT
PWM0
I2C_SCL
R115
1K
R112 22
ET_RXER
/RST-PHY
AUD_MASTER_CLK R148
56
C112
100pF
50V
LGE101DC-R [S7R DIVX/MS10]
IC101-*4
S7R_DivX_MS10
NC_48
AE1
NC_78
AF16
NC_64
AF1
NC_50
AE3
NC_45
AD14
NC_34
AD3
NC_77
AF15
NC_65
AF2
NC_62
AE15
NC_33
AD2
NC_47
AD16
NC_46
AD15
NC_63
AE16
NC_66
AF3
NC_76
AF14
NC_32
AD1
NC_44
AD13
NC_61
AE14
NC_60
AE13
NC_51
AE4
NC_36
AD5
NC_67
AF4
NC_35
AD4
NC_49
AE2
NC_71
AF8
NC_40
AD9
NC_56
AE9
NC_72
AF9
NC_58
AE11
NC_69
AF6
NC_53
AE6
NC_74
AF11
NC_37
AD6
NC_43
AD12
NC_52
AE5
NC_75
AF12
NC_68
AF5
NC_59
AE12
NC_57
AE10
NC_70
AF7
NC_42
AD11
NC_38
AD7
NC_41
AD10
NC_54
AE7
NC_73
AF10
NC_39
AD8
NC_55
AE8
NC_12
Y11
GND_105
Y19
LVACLKP/LLV6P/BLUE[3]
W26
LVACLKN/LLV6N/BLUE[2]
W25
LVA0P/LLV3P/BLUE[9]
U26
LVA0N/LLV3N/BLUE[8]
U25
LVA1P/LLV4P/BLUE[7]
U24
LVA1N/LLV4N/BLUE[6]
V26
LVA2P/LLV5P/BLUE[5]
V25
LVA2N/LLV5N/BLUE[4]
V24
LVA3P/LLV7P/BLUE[1]
W24
LVA3N/LLV7N/BLUE[0]
Y26
LVA4P/LLV8P
Y25
LVA4N/LLV8N
Y24
LVBCLKP/LLV0P/GREEN[5]
AC26
LVBCLKN/LLV0N/GREEN[4]
AC25
LVB0P/RLV6P/RED[1]
AA26
LVB0N/RLV6N/RED[0]
AA25
LVB1P/RLV7P/GREEN[9]
AA24
LVB1N/RLV7N/GREEN[8]
AB26
LVB2P/RLV8P/GREEN[7]
AB25
LVB2N/RLV8N/GREEN[6]
AB24
LVB3P/LLV1P/GREEN[3]
AC24
LVB3N/LLV1N/GREEN[2]
AD26
LVB4P/LLV0P/GREEN[1]
AD25
LVB4N/LLV0N/GREEN[0]
AD24
RLV3P/RED[7]
AD23
RLV3N/RED[6]
AE23
RLV0P/LVSYNC
AE26
RLV0N/LHSYNC
AE25
RLV1N/LCK
AF26
RLV2P/RED[9]
AF25
RLV1P/LDE
AE24
RLV2N/RED[8]
AF24
RLV4P/RED[5]
AF23
RLV4N/RED[4]
AD22
RLV5P/RED[3]
AE22
RLV5N/RED[2]
AF22
TCON3/OE/GOE/GCLK2
AD19
TCON15/SCAN_BLK1
AE19
TCON18/CS7/GCLK5
AD21
TCON19/CS8/GCLK6
AE21
TCON11/CS5/HCON
AF21
TCON10/CS4/OPT_N
AD20
TCON9/CS3/OPT_P
AE20
TCON16/WPWM
AF20
TCON12/DPM
AF19
TCON1/STV/GSP/VST
AD18
TCON5/TP/SOE
AE18
TCON14/SACN_BLK
AF18
TCON21/CS10/VGH_ODD
AB22
TCON20/CS9/VGH_EVEN
AB23
TCON13/LEDON
AC23
TCON17/CS6/GCLK4
AC22
NC_26
AB16
NC_19
AA14
NC_30
AC15
NC_15
Y16
NC_31
AC16
NC_29
AC14
NC_21
AA16
NC_20
AA15
NC_11
Y10
NC_17
AA11
NC_25
AB15
NC_24
AB14
LGE101C-R-1 [S7R BASIC]
IC101-*1
S7R_BASIC
NC_48
AE1
NC_78
AF16
NC_64
AF1
NC_50
AE3
NC_45
AD14
NC_34
AD3
NC_77
AF15
NC_65
AF2
NC_62
AE15
NC_33
AD2
NC_47
AD16
NC_46
AD15
NC_63
AE16
NC_66
AF3
NC_76
AF14
NC_32
AD1
NC_44
AD13
NC_61
AE14
NC_60
AE13
NC_51
AE4
NC_36
AD5
NC_67
AF4
NC_35
AD4
NC_49
AE2
NC_71
AF8
NC_40
AD9
NC_56
AE9
NC_72
AF9
NC_58
AE11
NC_69
AF6
NC_53
AE6
NC_74
AF11
NC_37
AD6
NC_43
AD12
NC_52
AE5
NC_75
AF12
NC_68
AF5
NC_59
AE12
NC_57
AE10
NC_70
AF7
NC_42
AD11
NC_38
AD7
NC_41
AD10
NC_54
AE7
NC_73
AF10
NC_39
AD8
NC_55
AE8
NC_12
Y11
GND_105
Y19
LVACLKP/LLV6P/BLUE[3]
W26
LVACLKN/LLV6N/BLUE[2]
W25
LVA0P/LLV3P/BLUE[9]
U26
LVA0N/LLV3N/BLUE[8]
U25
LVA1P/LLV4P/BLUE[7]
U24
LVA1N/LLV4N/BLUE[6]
V26
LVA2P/LLV5P/BLUE[5]
V25
LVA2N/LLV5N/BLUE[4]
V24
LVA3P/LLV7P/BLUE[1]
W24
LVA3N/LLV7N/BLUE[0]
Y26
LVA4P/LLV8P
Y25
LVA4N/LLV8N
Y24
LVBCLKP/LLV0P/GREEN[5]
AC26
LVBCLKN/LLV0N/GREEN[4]
AC25
LVB0P/RLV6P/RED[1]
AA26
LVB0N/RLV6N/RED[0]
AA25
LVB1P/RLV7P/GREEN[9]
AA24
LVB1N/RLV7N/GREEN[8]
AB26
LVB2P/RLV8P/GREEN[7]
AB25
LVB2N/RLV8N/GREEN[6]
AB24
LVB3P/LLV1P/GREEN[3]
AC24
LVB3N/LLV1N/GREEN[2]
AD26
LVB4P/LLV0P/GREEN[1]
AD25
LVB4N/LLV0N/GREEN[0]
AD24
RLV3P/RED[7]
AD23
RLV3N/RED[6]
AE23
RLV0P/LVSYNC
AE26
RLV0N/LHSYNC
AE25
RLV1N/LCK
AF26
RLV2P/RED[9]
AF25
RLV1P/LDE
AE24
RLV2N/RED[8]
AF24
RLV4P/RED[5]
AF23
RLV4N/RED[4]
AD22
RLV5P/RED[3]
AE22
RLV5N/RED[2]
AF22
TCON3/OE/GOE/GCLK2
AD19
TCON15/SCAN_BLK1
AE19
TCON18/CS7/GCLK5
AD21
TCON19/CS8/GCLK6
AE21
TCON11/CS5/HCON
AF21
TCON10/CS4/OPT_N
AD20
TCON9/CS3/OPT_P
AE20
TCON16/WPWM
AF20
TCON12/DPM
AF19
TCON1/STV/GSP/VST
AD18
TCON5/TP/SOE
AE18
TCON14/SACN_BLK
AF18
TCON21/CS10/VGH_ODD
AB22
TCON20/CS9/VGH_EVEN
AB23
TCON13/LEDON
AC23
TCON17/CS6/GCLK4
AC22
NC_26
AB16
NC_19
AA14
NC_30
AC15
NC_15
Y16
NC_31
AC16
NC_29
AC14
NC_21
AA16
NC_20
AA15
NC_11
Y10
NC_17
AA11
NC_25
AB15
NC_24
AB14
LGE101C-R [S7R MS10]
IC101-*2
S7R_MS10
NC_48
AE1
NC_78
AF16
NC_64
AF1
NC_50
AE3
NC_45
AD14
NC_34
AD3
NC_77
AF15
NC_65
AF2
NC_62
AE15
NC_33
AD2
NC_47
AD16
NC_46
AD15
NC_63
AE16
NC_66
AF3
NC_76
AF14
NC_32
AD1
NC_44
AD13
NC_61
AE14
NC_60
AE13
NC_51
AE4
NC_36
AD5
NC_67
AF4
NC_35
AD4
NC_49
AE2
NC_71
AF8
NC_40
AD9
NC_56
AE9
NC_72
AF9
NC_58
AE11
NC_69
AF6
NC_53
AE6
NC_74
AF11
NC_37
AD6
NC_43
AD12
NC_52
AE5
NC_75
AF12
NC_68
AF5
NC_59
AE12
NC_57
AE10
NC_70
AF7
NC_42
AD11
NC_38
AD7
NC_41
AD10
NC_54
AE7
NC_73
AF10
NC_39
AD8
NC_55
AE8
NC_12
Y11
GND_105
Y19
LVACLKP/LLV6P/BLUE[3]
W26
LVACLKN/LLV6N/BLUE[2]
W25
LVA0P/LLV3P/BLUE[9]
U26
LVA0N/LLV3N/BLUE[8]
U25
LVA1P/LLV4P/BLUE[7]
U24
LVA1N/LLV4N/BLUE[6]
V26
LVA2P/LLV5P/BLUE[5]
V25
LVA2N/LLV5N/BLUE[4]
V24
LVA3P/LLV7P/BLUE[1]
W24
LVA3N/LLV7N/BLUE[0]
Y26
LVA4P/LLV8P
Y25
LVA4N/LLV8N
Y24
LVBCLKP/LLV0P/GREEN[5]
AC26
LVBCLKN/LLV0N/GREEN[4]
AC25
LVB0P/RLV6P/RED[1]
AA26
LVB0N/RLV6N/RED[0]
AA25
LVB1P/RLV7P/GREEN[9]
AA24
LVB1N/RLV7N/GREEN[8]
AB26
LVB2P/RLV8P/GREEN[7]
AB25
LVB2N/RLV8N/GREEN[6]
AB24
LVB3P/LLV1P/GREEN[3]
AC24
LVB3N/LLV1N/GREEN[2]
AD26
LVB4P/LLV0P/GREEN[1]
AD25
LVB4N/LLV0N/GREEN[0]
AD24
RLV3P/RED[7]
AD23
RLV3N/RED[6]
AE23
RLV0P/LVSYNC
AE26
RLV0N/LHSYNC
AE25
RLV1N/LCK
AF26
RLV2P/RED[9]
AF25
RLV1P/LDE
AE24
RLV2N/RED[8]
AF24
RLV4P/RED[5]
AF23
RLV4N/RED[4]
AD22
RLV5P/RED[3]
AE22
RLV5N/RED[2]
AF22
TCON3/OE/GOE/GCLK2
AD19
TCON15/SCAN_BLK1
AE19
TCON18/CS7/GCLK5
AD21
TCON19/CS8/GCLK6
AE21
TCON11/CS5/HCON
AF21
TCON10/CS4/OPT_N
AD20
TCON9/CS3/OPT_P
AE20
TCON16/WPWM
AF20
TCON12/DPM
AF19
TCON1/STV/GSP/VST
AD18
TCON5/TP/SOE
AE18
TCON14/SACN_BLK
AF18
TCON21/CS10/VGH_ODD
AB22
TCON20/CS9/VGH_EVEN
AB23
TCON13/LEDON
AC23
TCON17/CS6/GCLK4
AC22
NC_26
AB16
NC_19
AA14
NC_30
AC15
NC_15
Y16
NC_31
AC16
NC_29
AC14
NC_21
AA16
NC_20
AA15
NC_11
Y10
NC_17
AA11
NC_25
AB15
NC_24
AB14
LGE101DC-R-1 [S7R DIVX]
IC101-*3
S7R_DivX
NC_48
AE1
NC_78
AF16
NC_64
AF1
NC_50
AE3
NC_45
AD14
NC_34
AD3
NC_77
AF15
NC_65
AF2
NC_62
AE15
NC_33
AD2
NC_47
AD16
NC_46
AD15
NC_63
AE16
NC_66
AF3
NC_76
AF14
NC_32
AD1
NC_44
AD13
NC_61
AE14
NC_60
AE13
NC_51
AE4
NC_36
AD5
NC_67
AF4
NC_35
AD4
NC_49
AE2
NC_71
AF8
NC_40
AD9
NC_56
AE9
NC_72
AF9
NC_58
AE11
NC_69
AF6
NC_53
AE6
NC_74
AF11
NC_37
AD6
NC_43
AD12
NC_52
AE5
NC_75
AF12
NC_68
AF5
NC_59
AE12
NC_57
AE10
NC_70
AF7
NC_42
AD11
NC_38
AD7
NC_41
AD10
NC_54
AE7
NC_73
AF10
NC_39
AD8
NC_55
AE8
NC_12
Y11
GND_105
Y19
LVACLKP/LLV6P/BLUE[3]
W26
LVACLKN/LLV6N/BLUE[2]
W25
LVA0P/LLV3P/BLUE[9]
U26
LVA0N/LLV3N/BLUE[8]
U25
LVA1P/LLV4P/BLUE[7]
U24
LVA1N/LLV4N/BLUE[6]
V26
LVA2P/LLV5P/BLUE[5]
V25
LVA2N/LLV5N/BLUE[4]
V24
LVA3P/LLV7P/BLUE[1]
W24
LVA3N/LLV7N/BLUE[0]
Y26
LVA4P/LLV8P
Y25
LVA4N/LLV8N
Y24
LVBCLKP/LLV0P/GREEN[5]
AC26
LVBCLKN/LLV0N/GREEN[4]
AC25
LVB0P/RLV6P/RED[1]
AA26
LVB0N/RLV6N/RED[0]
AA25
LVB1P/RLV7P/GREEN[9]
AA24
LVB1N/RLV7N/GREEN[8]
AB26
LVB2P/RLV8P/GREEN[7]
AB25
LVB2N/RLV8N/GREEN[6]
AB24
LVB3P/LLV1P/GREEN[3]
AC24
LVB3N/LLV1N/GREEN[2]
AD26
LVB4P/LLV0P/GREEN[1]
AD25
LVB4N/LLV0N/GREEN[0]
AD24
RLV3P/RED[7]
AD23
RLV3N/RED[6]
AE23
RLV0P/LVSYNC
AE26
RLV0N/LHSYNC
AE25
RLV1N/LCK
AF26
RLV2P/RED[9]
AF25
RLV1P/LDE
AE24
RLV2N/RED[8]
AF24
RLV4P/RED[5]
AF23
RLV4N/RED[4]
AD22
RLV5P/RED[3]
AE22
RLV5N/RED[2]
AF22
TCON3/OE/GOE/GCLK2
AD19
TCON15/SCAN_BLK1
AE19
TCON18/CS7/GCLK5
AD21
TCON19/CS8/GCLK6
AE21
TCON11/CS5/HCON
AF21
TCON10/CS4/OPT_N
AD20
TCON9/CS3/OPT_P
AE20
TCON16/WPWM
AF20
TCON12/DPM
AF19
TCON1/STV/GSP/VST
AD18
TCON5/TP/SOE
AE18
TCON14/SACN_BLK
AF18
TCON21/CS10/VGH_ODD
AB22
TCON20/CS9/VGH_EVEN
AB23
TCON13/LEDON
AC23
TCON17/CS6/GCLK4
AC22
NC_26
AB16
NC_19
AA14
NC_30
AC15
NC_15
Y16
NC_31
AC16
NC_29
AC14
NC_21
AA16
NC_20
AA15
NC_11
Y10
NC_17
AA11
NC_25
AB15
NC_24
AB14
LGE101RC-R [S7R RM]
IC101-*5
S7R_RM
NC_48
AE1
NC_78
AF16
NC_64
AF1
NC_50
AE3
NC_45
AD14
NC_34
AD3
NC_77
AF15
NC_65
AF2
NC_62
AE15
NC_33
AD2
NC_47
AD16
NC_46
AD15
NC_63
AE16
NC_66
AF3
NC_76
AF14
NC_32
AD1
NC_44
AD13
NC_61
AE14
NC_60
AE13
NC_51
AE4
NC_36
AD5
NC_67
AF4
NC_35
AD4
NC_49
AE2
NC_71
AF8
NC_40
AD9
NC_56
AE9
NC_72
AF9
NC_58
AE11
NC_69
AF6
NC_53
AE6
NC_74
AF11
NC_37
AD6
NC_43
AD12
NC_52
AE5
NC_75
AF12
NC_68
AF5
NC_59
AE12
NC_57
AE10
NC_70
AF7
NC_42
AD11
NC_38
AD7
NC_41
AD10
NC_54
AE7
NC_73
AF10
NC_39
AD8
NC_55
AE8
NC_12
Y11
GND_105
Y19
LVACLKP/LLV6P/BLUE[3]
W26
LVACLKN/LLV6N/BLUE[2]
W25
LVA0P/LLV3P/BLUE[9]
U26
LVA0N/LLV3N/BLUE[8]
U25
LVA1P/LLV4P/BLUE[7]
U24
LVA1N/LLV4N/BLUE[6]
V26
LVA2P/LLV5P/BLUE[5]
V25
LVA2N/LLV5N/BLUE[4]
V24
LVA3P/LLV7P/BLUE[1]
W24
LVA3N/LLV7N/BLUE[0]
Y26
LVA4P/LLV8P
Y25
LVA4N/LLV8N
Y24
LVBCLKP/LLV0P/GREEN[5]
AC26
LVBCLKN/LLV0N/GREEN[4]
AC25
LVB0P/RLV6P/RED[1]
AA26
LVB0N/RLV6N/RED[0]
AA25
LVB1P/RLV7P/GREEN[9]
AA24
LVB1N/RLV7N/GREEN[8]
AB26
LVB2P/RLV8P/GREEN[7]
AB25
LVB2N/RLV8N/GREEN[6]
AB24
LVB3P/LLV1P/GREEN[3]
AC24
LVB3N/LLV1N/GREEN[2]
AD26
LVB4P/LLV0P/GREEN[1]
AD25
LVB4N/LLV0N/GREEN[0]
AD24
RLV3P/RED[7]
AD23
RLV3N/RED[6]
AE23
RLV0P/LVSYNC
AE26
RLV0N/LHSYNC
AE25
RLV1N/LCK
AF26
RLV2P/RED[9]
AF25
RLV1P/LDE
AE24
RLV2N/RED[8]
AF24
RLV4P/RED[5]
AF23
RLV4N/RED[4]
AD22
RLV5P/RED[3]
AE22
RLV5N/RED[2]
AF22
TCON3/OE/GOE/GCLK2
AD19
TCON15/SCAN_BLK1
AE19
TCON18/CS7/GCLK5
AD21
TCON19/CS8/GCLK6
AE21
TCON11/CS5/HCON
AF21
TCON10/CS4/OPT_N
AD20
TCON9/CS3/OPT_P
AE20
TCON16/WPWM
AF20
TCON12/DPM
AF19
TCON1/STV/GSP/VST
AD18
TCON5/TP/SOE
AE18
TCON14/SACN_BLK
AF18
TCON21/CS10/VGH_ODD
AB22
TCON20/CS9/VGH_EVEN
AB23
TCON13/LEDON
AC23
TCON17/CS6/GCLK4
AC22
NC_26
AB16
NC_19
AA14
NC_30
AC15
NC_15
Y16
NC_31
AC16
NC_29
AC14
NC_21
AA16
NC_20
AA15
NC_11
Y10
NC_17
AA11
NC_25
AB15
NC_24
AB14
LGE107DC-R [S7MR DIVX/MS10]
IC101-*9
S7MR_DivX_MS10
FRC_DDR3_A0/DDR2_NC
AE1
FRC_DDR3_A1/DDR2_A6
AF16
FRC_DDR3_A2/DDR2_A7
AF1
FRC_DDR3_A3/DDR2_A1
AE3
FRC_DDR3_A4/DDR2_CASZ
AD14
FRC_DDR3_A5/DDR2_A10
AD3
FRC_DDR3_A6/DDR2_A0
AF15
FRC_DDR3_A7/DDR2_A5
AF2
FRC_DDR3_A8/DDR2_A2
AE15
FRC_DDR3_A9/DDR2_A9
AD2
FRC_DDR3_A10/DDR2_A11
AD16
FRC_DDR3_A11/DDR2_A4
AD15
FRC_DDR3_A12/DDR2_A8
AE16
FRC_DDR3_BA0/DDR2_BA2
AF3
FRC_DDR3_BA1/DDR2_ODT
AF14
FRC_DDR3_BA2/DDR2_A12
AD1
FRC_DDR3_MCLK/DDR2_MCLK
AD13
FRC_DDR3_CKE/DDR2_RASZ
AE14
FRC_DDR3_MCLKZ/DDR2_MCLKZ
AE13
FRC_DDR3_ODT/DDR2_BA1
AE4
FRC_DDR3_RASZ/DDR2_WEZ
AD5
FRC_DDR3_CASZ/DDR2_CKE
AF4
FRC_DDR3_WEZ/DDR2_BA0
AD4
FRC_DDR3_RESETB/DDR2_A3
AE2
FRC_DDR3_DQSL/DDR2_DQS0
AF8
FRC_DDR3_DQSLB/DDR2_DQSB0
AD9
FRC_DDR3_DQSU/DDR2_DQS1
AE9
FRC_DDR3_DQSUB/DDR2_DQSB1
AF9
FRC_DDR3_DML/DDR2_DQ7
AE11
FRC_DDR3_DMU/DDR2_DQ11
AF6
FRC_DDR3_DQL0/DDR2_DQ6
AE6
FRC_DDR3_DQL1/DDR2_DQ0
AF11
FRC_DDR3_DQL2/DDR2_DQ1
AD6
FRC_DDR3_DQL3/DDR2_DQ2
AD12
FRC_DDR3_DQL4/DDR2_DQ4
AE5
FRC_DDR3_DQL5/DDR2_NC
AF12
FRC_DDR3_DQL6/DDR2_DQ3
AF5
FRC_DDR3_DQL7/DDR2_DQ5
AE12
FRC_DDR3_DQU0/DDR2_DQ8
AE10
FRC_DDR3_DQU1/DDR2_DQ14
AF7
FRC_DDR3_DQU2/DDR2_DQ13
AD11
FRC_DDR3_DQU3/DDR2_DQ12
AD7
FRC_DDR3_DQU4/DDR2_DQ15
AD10
FRC_DDR3_DQU5/DDR2_DQ9
AE7
FRC_DDR3_DQU6/DDR2_DQ10
AF10
FRC_DDR3_DQU7/DDR2_DQM1
AD8
FRC_DDR3_NC/DDR2_DQM0
AE8
FRC_REXT
Y11
FRC_TESTPIN
Y19
ACKP/RLV3P/RED[3]
W26
ACKM/RLV3N/RED[2]
W25
A0P/RLV0P/RED[9]
U26
A0M/RLV0N/RED[8]
U25
A1P/RLV1P/RED[7]
U24
A1M/RLV1N/RED[6]
V26
A2P/RLV2P/RED[5]
V25
A2M/RLV2N/RED[4]
V24
A3P/RLV4P/RED[1]
W24
A3M/RLV4N/RED[0]
Y26
A4P/RLV5P/GREEN[9]
Y25
A4M/RLV5N/GREEN[8]
Y24
BCKP/TCON13/GREEN[1]
AC26
BCKM/TCON12/GREEN[0]
AC25
B0P/RLV6P/GREEN[7]
AA26
B0M/RLV6N/GREEN[6]
AA25
B1P/RLV7P/GREEN[5]
AA24
B1M/RLV7N/GREEN[4]
AB26
B2P/RLV8P/GREEN[3]
AB25
B2M/RLV8N/GREEN[2]
AB24
B3P/TCON11/BLUE[9]
AC24
B3M/TCON10/BLUE[8]
AD26
B4P/TCON9/BLUE[7]
AD25
B4M/TCON8/BLUE[6]
AD24
CCKP/LLV3P
AD23
CCKM/LLV3N
AE23
C0P/LLV0P/BLUE[5]
AE26
C0M/LLV0N/BLUE[4]
AE25
C1P/LLV1P/BLUE[3]
AF26
C1M/LLV1N/BLUE[2]
AF25
C2P/LLV2P/BLUE[1]
AE24
C2M/LLV2N/BLUE[0]
AF24
C3P/LLV4P
AF23
C3M/LLV4N
AD22
C4P/LLV5P
AE22
C4M/LLV5N
AF22
DCKP/TCON5
AD19
DCKM/TCON4
AE19
D0P/LLV6P
AD21
D0M/LLV6N
AE21
D1P/LLV7P
AF21
D1M/LLV7N
AD20
D2P/LLV8P
AE20
D2M/LLV8N
AF20
D3P/TCON3
AF19
D3M/TCON2
AD18
D4P/TCON1
AE18
D4M/TCON0
AF18
GPIO0/TCON15/HSYNC/VDD_ODD
AB22
GPIO1/TCON14/VSYNC/VDD_EVEN
AB23
GPIO2/TCON7/LDE/GCLK4
AC23
GPIO3/TCON6/LCK/GCLK2
AC22
FRC_GPIO0/UART_RX
AB16
FRC_GPIO1
AA14
FRC_GPIO3
AC15
FRC_GPIO8
Y16
FRC_GPIO9/UART_TX
AC16
FRC_GPIO10
AC14
FRC_I2CM_DA
AA16
FRC_I2CM_CK
AA15
FRC_I2CS_DA
Y10
FRC_I2CS_CK
AA11
FRC_PWM0
AB15
FRC_PWM1
AB14
LGE107C-R-1 [S7MR BASIC]
IC101-*6
S7MR_BASIC
FRC_DDR3_A0/DDR2_NC
AE1
FRC_DDR3_A1/DDR2_A6
AF16
FRC_DDR3_A2/DDR2_A7
AF1
FRC_DDR3_A3/DDR2_A1
AE3
FRC_DDR3_A4/DDR2_CASZ
AD14
FRC_DDR3_A5/DDR2_A10
AD3
FRC_DDR3_A6/DDR2_A0
AF15
FRC_DDR3_A7/DDR2_A5
AF2
FRC_DDR3_A8/DDR2_A2
AE15
FRC_DDR3_A9/DDR2_A9
AD2
FRC_DDR3_A10/DDR2_A11
AD16
FRC_DDR3_A11/DDR2_A4
AD15
FRC_DDR3_A12/DDR2_A8
AE16
FRC_DDR3_BA0/DDR2_BA2
AF3
FRC_DDR3_BA1/DDR2_ODT
AF14
FRC_DDR3_BA2/DDR2_A12
AD1
FRC_DDR3_MCLK/DDR2_MCLK
AD13
FRC_DDR3_CKE/DDR2_RASZ
AE14
FRC_DDR3_MCLKZ/DDR2_MCLKZ
AE13
FRC_DDR3_ODT/DDR2_BA1
AE4
FRC_DDR3_RASZ/DDR2_WEZ
AD5
FRC_DDR3_CASZ/DDR2_CKE
AF4
FRC_DDR3_WEZ/DDR2_BA0
AD4
FRC_DDR3_RESETB/DDR2_A3
AE2
FRC_DDR3_DQSL/DDR2_DQS0
AF8
FRC_DDR3_DQSLB/DDR2_DQSB0
AD9
FRC_DDR3_DQSU/DDR2_DQS1
AE9
FRC_DDR3_DQSUB/DDR2_DQSB1
AF9
FRC_DDR3_DML/DDR2_DQ7
AE11
FRC_DDR3_DMU/DDR2_DQ11
AF6
FRC_DDR3_DQL0/DDR2_DQ6
AE6
FRC_DDR3_DQL1/DDR2_DQ0
AF11
FRC_DDR3_DQL2/DDR2_DQ1
AD6
FRC_DDR3_DQL3/DDR2_DQ2
AD12
FRC_DDR3_DQL4/DDR2_DQ4
AE5
FRC_DDR3_DQL5/DDR2_NC
AF12
FRC_DDR3_DQL6/DDR2_DQ3
AF5
FRC_DDR3_DQL7/DDR2_DQ5
AE12
FRC_DDR3_DQU0/DDR2_DQ8
AE10
FRC_DDR3_DQU1/DDR2_DQ14
AF7
FRC_DDR3_DQU2/DDR2_DQ13
AD11
FRC_DDR3_DQU3/DDR2_DQ12
AD7
FRC_DDR3_DQU4/DDR2_DQ15
AD10
FRC_DDR3_DQU5/DDR2_DQ9
AE7
FRC_DDR3_DQU6/DDR2_DQ10
AF10
FRC_DDR3_DQU7/DDR2_DQM1
AD8
FRC_DDR3_NC/DDR2_DQM0
AE8
FRC_REXT
Y11
FRC_TESTPIN
Y19
ACKP/RLV3P/RED[3]
W26
ACKM/RLV3N/RED[2]
W25
A0P/RLV0P/RED[9]
U26
A0M/RLV0N/RED[8]
U25
A1P/RLV1P/RED[7]
U24
A1M/RLV1N/RED[6]
V26
A2P/RLV2P/RED[5]
V25
A2M/RLV2N/RED[4]
V24
A3P/RLV4P/RED[1]
W24
A3M/RLV4N/RED[0]
Y26
A4P/RLV5P/GREEN[9]
Y25
A4M/RLV5N/GREEN[8]
Y24
BCKP/TCON13/GREEN[1]
AC26
BCKM/TCON12/GREEN[0]
AC25
B0P/RLV6P/GREEN[7]
AA26
B0M/RLV6N/GREEN[6]
AA25
B1P/RLV7P/GREEN[5]
AA24
B1M/RLV7N/GREEN[4]
AB26
B2P/RLV8P/GREEN[3]
AB25
B2M/RLV8N/GREEN[2]
AB24
B3P/TCON11/BLUE[9]
AC24
B3M/TCON10/BLUE[8]
AD26
B4P/TCON9/BLUE[7]
AD25
B4M/TCON8/BLUE[6]
AD24
CCKP/LLV3P
AD23
CCKM/LLV3N
AE23
C0P/LLV0P/BLUE[5]
AE26
C0M/LLV0N/BLUE[4]
AE25
C1P/LLV1P/BLUE[3]
AF26
C1M/LLV1N/BLUE[2]
AF25
C2P/LLV2P/BLUE[1]
AE24
C2M/LLV2N/BLUE[0]
AF24
C3P/LLV4P
AF23
C3M/LLV4N
AD22
C4P/LLV5P
AE22
C4M/LLV5N
AF22
DCKP/TCON5
AD19
DCKM/TCON4
AE19
D0P/LLV6P
AD21
D0M/LLV6N
AE21
D1P/LLV7P
AF21
D1M/LLV7N
AD20
D2P/LLV8P
AE20
D2M/LLV8N
AF20
D3P/TCON3
AF19
D3M/TCON2
AD18
D4P/TCON1
AE18
D4M/TCON0
AF18
GPIO0/TCON15/HSYNC/VDD_ODD
AB22
GPIO1/TCON14/VSYNC/VDD_EVEN
AB23
GPIO2/TCON7/LDE/GCLK4
AC23
GPIO3/TCON6/LCK/GCLK2
AC22
FRC_GPIO0/UART_RX
AB16
FRC_GPIO1
AA14
FRC_GPIO3
AC15
FRC_GPIO8
Y16
FRC_GPIO9/UART_TX
AC16
FRC_GPIO10
AC14
FRC_I2CM_DA
AA16
FRC_I2CM_CK
AA15
FRC_I2CS_DA
Y10
FRC_I2CS_CK
AA11
FRC_PWM0
AB15
FRC_PWM1
AB14
LGE107C-R [S7MR MS10]
IC101-*7
S7MR_MS10
FRC_DDR3_A0/DDR2_NC
AE1
FRC_DDR3_A1/DDR2_A6
AF16
FRC_DDR3_A2/DDR2_A7
AF1
FRC_DDR3_A3/DDR2_A1
AE3
FRC_DDR3_A4/DDR2_CASZ
AD14
FRC_DDR3_A5/DDR2_A10
AD3
FRC_DDR3_A6/DDR2_A0
AF15
FRC_DDR3_A7/DDR2_A5
AF2
FRC_DDR3_A8/DDR2_A2
AE15
FRC_DDR3_A9/DDR2_A9
AD2
FRC_DDR3_A10/DDR2_A11
AD16
FRC_DDR3_A11/DDR2_A4
AD15
FRC_DDR3_A12/DDR2_A8
AE16
FRC_DDR3_BA0/DDR2_BA2
AF3
FRC_DDR3_BA1/DDR2_ODT
AF14
FRC_DDR3_BA2/DDR2_A12
AD1
FRC_DDR3_MCLK/DDR2_MCLK
AD13
FRC_DDR3_CKE/DDR2_RASZ
AE14
FRC_DDR3_MCLKZ/DDR2_MCLKZ
AE13
FRC_DDR3_ODT/DDR2_BA1
AE4
FRC_DDR3_RASZ/DDR2_WEZ
AD5
FRC_DDR3_CASZ/DDR2_CKE
AF4
FRC_DDR3_WEZ/DDR2_BA0
AD4
FRC_DDR3_RESETB/DDR2_A3
AE2
FRC_DDR3_DQSL/DDR2_DQS0
AF8
FRC_DDR3_DQSLB/DDR2_DQSB0
AD9
FRC_DDR3_DQSU/DDR2_DQS1
AE9
FRC_DDR3_DQSUB/DDR2_DQSB1
AF9
FRC_DDR3_DML/DDR2_DQ7
AE11
FRC_DDR3_DMU/DDR2_DQ11
AF6
FRC_DDR3_DQL0/DDR2_DQ6
AE6
FRC_DDR3_DQL1/DDR2_DQ0
AF11
FRC_DDR3_DQL2/DDR2_DQ1
AD6
FRC_DDR3_DQL3/DDR2_DQ2
AD12
FRC_DDR3_DQL4/DDR2_DQ4
AE5
FRC_DDR3_DQL5/DDR2_NC
AF12
FRC_DDR3_DQL6/DDR2_DQ3
AF5
FRC_DDR3_DQL7/DDR2_DQ5
AE12
FRC_DDR3_DQU0/DDR2_DQ8
AE10
FRC_DDR3_DQU1/DDR2_DQ14
AF7
FRC_DDR3_DQU2/DDR2_DQ13
AD11
FRC_DDR3_DQU3/DDR2_DQ12
AD7
FRC_DDR3_DQU4/DDR2_DQ15
AD10
FRC_DDR3_DQU5/DDR2_DQ9
AE7
FRC_DDR3_DQU6/DDR2_DQ10
AF10
FRC_DDR3_DQU7/DDR2_DQM1
AD8
FRC_DDR3_NC/DDR2_DQM0
AE8
FRC_REXT
Y11
FRC_TESTPIN
Y19
ACKP/RLV3P/RED[3]
W26
ACKM/RLV3N/RED[2]
W25
A0P/RLV0P/RED[9]
U26
A0M/RLV0N/RED[8]
U25
A1P/RLV1P/RED[7]
U24
A1M/RLV1N/RED[6]
V26
A2P/RLV2P/RED[5]
V25
A2M/RLV2N/RED[4]
V24
A3P/RLV4P/RED[1]
W24
A3M/RLV4N/RED[0]
Y26
A4P/RLV5P/GREEN[9]
Y25
A4M/RLV5N/GREEN[8]
Y24
BCKP/TCON13/GREEN[1]
AC26
BCKM/TCON12/GREEN[0]
AC25
B0P/RLV6P/GREEN[7]
AA26
B0M/RLV6N/GREEN[6]
AA25
B1P/RLV7P/GREEN[5]
AA24
B1M/RLV7N/GREEN[4]
AB26
B2P/RLV8P/GREEN[3]
AB25
B2M/RLV8N/GREEN[2]
AB24
B3P/TCON11/BLUE[9]
AC24
B3M/TCON10/BLUE[8]
AD26
B4P/TCON9/BLUE[7]
AD25
B4M/TCON8/BLUE[6]
AD24
CCKP/LLV3P
AD23
CCKM/LLV3N
AE23
C0P/LLV0P/BLUE[5]
AE26
C0M/LLV0N/BLUE[4]
AE25
C1P/LLV1P/BLUE[3]
AF26
C1M/LLV1N/BLUE[2]
AF25
C2P/LLV2P/BLUE[1]
AE24
C2M/LLV2N/BLUE[0]
AF24
C3P/LLV4P
AF23
C3M/LLV4N
AD22
C4P/LLV5P
AE22
C4M/LLV5N
AF22
DCKP/TCON5
AD19
DCKM/TCON4
AE19
D0P/LLV6P
AD21
D0M/LLV6N
AE21
D1P/LLV7P
AF21
D1M/LLV7N
AD20
D2P/LLV8P
AE20
D2M/LLV8N
AF20
D3P/TCON3
AF19
D3M/TCON2
AD18
D4P/TCON1
AE18
D4M/TCON0
AF18
GPIO0/TCON15/HSYNC/VDD_ODD
AB22
GPIO1/TCON14/VSYNC/VDD_EVEN
AB23
GPIO2/TCON7/LDE/GCLK4
AC23
GPIO3/TCON6/LCK/GCLK2
AC22
FRC_GPIO0/UART_RX
AB16
FRC_GPIO1
AA14
FRC_GPIO3
AC15
FRC_GPIO8
Y16
FRC_GPIO9/UART_TX
AC16
FRC_GPIO10
AC14
FRC_I2CM_DA
AA16
FRC_I2CM_CK
AA15
FRC_I2CS_DA
Y10
FRC_I2CS_CK
AA11
FRC_PWM0
AB15
FRC_PWM1
AB14
LGE107DC-R-1 [S7MR DIVX]
IC101-*8
S7MR_DivX
FRC_DDR3_A0/DDR2_NC
AE1
FRC_DDR3_A1/DDR2_A6
AF16
FRC_DDR3_A2/DDR2_A7
AF1
FRC_DDR3_A3/DDR2_A1
AE3
FRC_DDR3_A4/DDR2_CASZ
AD14
FRC_DDR3_A5/DDR2_A10
AD3
FRC_DDR3_A6/DDR2_A0
AF15
FRC_DDR3_A7/DDR2_A5
AF2
FRC_DDR3_A8/DDR2_A2
AE15
FRC_DDR3_A9/DDR2_A9
AD2
FRC_DDR3_A10/DDR2_A11
AD16
FRC_DDR3_A11/DDR2_A4
AD15
FRC_DDR3_A12/DDR2_A8
AE16
FRC_DDR3_BA0/DDR2_BA2
AF3
FRC_DDR3_BA1/DDR2_ODT
AF14
FRC_DDR3_BA2/DDR2_A12
AD1
FRC_DDR3_MCLK/DDR2_MCLK
AD13
FRC_DDR3_CKE/DDR2_RASZ
AE14
FRC_DDR3_MCLKZ/DDR2_MCLKZ
AE13
FRC_DDR3_ODT/DDR2_BA1
AE4
FRC_DDR3_RASZ/DDR2_WEZ
AD5
FRC_DDR3_CASZ/DDR2_CKE
AF4
FRC_DDR3_WEZ/DDR2_BA0
AD4
FRC_DDR3_RESETB/DDR2_A3
AE2
FRC_DDR3_DQSL/DDR2_DQS0
AF8
FRC_DDR3_DQSLB/DDR2_DQSB0
AD9
FRC_DDR3_DQSU/DDR2_DQS1
AE9
FRC_DDR3_DQSUB/DDR2_DQSB1
AF9
FRC_DDR3_DML/DDR2_DQ7
AE11
FRC_DDR3_DMU/DDR2_DQ11
AF6
FRC_DDR3_DQL0/DDR2_DQ6
AE6
FRC_DDR3_DQL1/DDR2_DQ0
AF11
FRC_DDR3_DQL2/DDR2_DQ1
AD6
FRC_DDR3_DQL3/DDR2_DQ2
AD12
FRC_DDR3_DQL4/DDR2_DQ4
AE5
FRC_DDR3_DQL5/DDR2_NC
AF12
FRC_DDR3_DQL6/DDR2_DQ3
AF5
FRC_DDR3_DQL7/DDR2_DQ5
AE12
FRC_DDR3_DQU0/DDR2_DQ8
AE10
FRC_DDR3_DQU1/DDR2_DQ14
AF7
FRC_DDR3_DQU2/DDR2_DQ13
AD11
FRC_DDR3_DQU3/DDR2_DQ12
AD7
FRC_DDR3_DQU4/DDR2_DQ15
AD10
FRC_DDR3_DQU5/DDR2_DQ9
AE7
FRC_DDR3_DQU6/DDR2_DQ10
AF10
FRC_DDR3_DQU7/DDR2_DQM1
AD8
FRC_DDR3_NC/DDR2_DQM0
AE8
FRC_REXT
Y11
FRC_TESTPIN
Y19
ACKP/RLV3P/RED[3]
W26
ACKM/RLV3N/RED[2]
W25
A0P/RLV0P/RED[9]
U26
A0M/RLV0N/RED[8]
U25
A1P/RLV1P/RED[7]
U24
A1M/RLV1N/RED[6]
V26
A2P/RLV2P/RED[5]
V25
A2M/RLV2N/RED[4]
V24
A3P/RLV4P/RED[1]
W24
A3M/RLV4N/RED[0]
Y26
A4P/RLV5P/GREEN[9]
Y25
A4M/RLV5N/GREEN[8]
Y24
BCKP/TCON13/GREEN[1]
AC26
BCKM/TCON12/GREEN[0]
AC25
B0P/RLV6P/GREEN[7]
AA26
B0M/RLV6N/GREEN[6]
AA25
B1P/RLV7P/GREEN[5]
AA24
B1M/RLV7N/GREEN[4]
AB26
B2P/RLV8P/GREEN[3]
AB25
B2M/RLV8N/GREEN[2]
AB24
B3P/TCON11/BLUE[9]
AC24
B3M/TCON10/BLUE[8]
AD26
B4P/TCON9/BLUE[7]
AD25
B4M/TCON8/BLUE[6]
AD24
CCKP/LLV3P
AD23
CCKM/LLV3N
AE23
C0P/LLV0P/BLUE[5]
AE26
C0M/LLV0N/BLUE[4]
AE25
C1P/LLV1P/BLUE[3]
AF26
C1M/LLV1N/BLUE[2]
AF25
C2P/LLV2P/BLUE[1]
AE24
C2M/LLV2N/BLUE[0]
AF24
C3P/LLV4P
AF23
C3M/LLV4N
AD22
C4P/LLV5P
AE22
C4M/LLV5N
AF22
DCKP/TCON5
AD19
DCKM/TCON4
AE19
D0P/LLV6P
AD21
D0M/LLV6N
AE21
D1P/LLV7P
AF21
D1M/LLV7N
AD20
D2P/LLV8P
AE20
D2M/LLV8N
AF20
D3P/TCON3
AF19
D3M/TCON2
AD18
D4P/TCON1
AE18
D4M/TCON0
AF18
GPIO0/TCON15/HSYNC/VDD_ODD
AB22
GPIO1/TCON14/VSYNC/VDD_EVEN
AB23
GPIO2/TCON7/LDE/GCLK4
AC23
GPIO3/TCON6/LCK/GCLK2
AC22
FRC_GPIO0/UART_RX
AB16
FRC_GPIO1
AA14
FRC_GPIO3
AC15
FRC_GPIO8
Y16
FRC_GPIO9/UART_TX
AC16
FRC_GPIO10
AC14
FRC_I2CM_DA
AA16
FRC_I2CM_CK
AA15
FRC_I2CS_DA
Y10
FRC_I2CS_CK
AA11
FRC_PWM0
AB15
FRC_PWM1
AB14
LGE107RC-R [S7MR RM]
IC101-*10
S7MR_RM
FRC_DDR3_A0/DDR2_NC
AE1
FRC_DDR3_A1/DDR2_A6
AF16
FRC_DDR3_A2/DDR2_A7
AF1
FRC_DDR3_A3/DDR2_A1
AE3
FRC_DDR3_A4/DDR2_CASZ
AD14
FRC_DDR3_A5/DDR2_A10
AD3
FRC_DDR3_A6/DDR2_A0
AF15
FRC_DDR3_A7/DDR2_A5
AF2
FRC_DDR3_A8/DDR2_A2
AE15
FRC_DDR3_A9/DDR2_A9
AD2
FRC_DDR3_A10/DDR2_A11
AD16
FRC_DDR3_A11/DDR2_A4
AD15
FRC_DDR3_A12/DDR2_A8
AE16
FRC_DDR3_BA0/DDR2_BA2
AF3
FRC_DDR3_BA1/DDR2_ODT
AF14
FRC_DDR3_BA2/DDR2_A12
AD1
FRC_DDR3_MCLK/DDR2_MCLK
AD13
FRC_DDR3_CKE/DDR2_RASZ
AE14
FRC_DDR3_MCLKZ/DDR2_MCLKZ
AE13
FRC_DDR3_ODT/DDR2_BA1
AE4
FRC_DDR3_RASZ/DDR2_WEZ
AD5
FRC_DDR3_CASZ/DDR2_CKE
AF4
FRC_DDR3_WEZ/DDR2_BA0
AD4
FRC_DDR3_RESETB/DDR2_A3
AE2
FRC_DDR3_DQSL/DDR2_DQS0
AF8
FRC_DDR3_DQSLB/DDR2_DQSB0
AD9
FRC_DDR3_DQSU/DDR2_DQS1
AE9
FRC_DDR3_DQSUB/DDR2_DQSB1
AF9
FRC_DDR3_DML/DDR2_DQ7
AE11
FRC_DDR3_DMU/DDR2_DQ11
AF6
FRC_DDR3_DQL0/DDR2_DQ6
AE6
FRC_DDR3_DQL1/DDR2_DQ0
AF11
FRC_DDR3_DQL2/DDR2_DQ1
AD6
FRC_DDR3_DQL3/DDR2_DQ2
AD12
FRC_DDR3_DQL4/DDR2_DQ4
AE5
FRC_DDR3_DQL5/DDR2_NC
AF12
FRC_DDR3_DQL6/DDR2_DQ3
AF5
FRC_DDR3_DQL7/DDR2_DQ5
AE12
FRC_DDR3_DQU0/DDR2_DQ8
AE10
FRC_DDR3_DQU1/DDR2_DQ14
AF7
FRC_DDR3_DQU2/DDR2_DQ13
AD11
FRC_DDR3_DQU3/DDR2_DQ12
AD7
FRC_DDR3_DQU4/DDR2_DQ15
AD10
FRC_DDR3_DQU5/DDR2_DQ9
AE7
FRC_DDR3_DQU6/DDR2_DQ10
AF10
FRC_DDR3_DQU7/DDR2_DQM1
AD8
FRC_DDR3_NC/DDR2_DQM0
AE8
FRC_REXT
Y11
FRC_TESTPIN
Y19
ACKP/RLV3P/RED[3]
W26
ACKM/RLV3N/RED[2]
W25
A0P/RLV0P/RED[9]
U26
A0M/RLV0N/RED[8]
U25
A1P/RLV1P/RED[7]
U24
A1M/RLV1N/RED[6]
V26
A2P/RLV2P/RED[5]
V25
A2M/RLV2N/RED[4]
V24
A3P/RLV4P/RED[1]
W24
A3M/RLV4N/RED[0]
Y26
A4P/RLV5P/GREEN[9]
Y25
A4M/RLV5N/GREEN[8]
Y24
BCKP/TCON13/GREEN[1]
AC26
BCKM/TCON12/GREEN[0]
AC25
B0P/RLV6P/GREEN[7]
AA26
B0M/RLV6N/GREEN[6]
AA25
B1P/RLV7P/GREEN[5]
AA24
B1M/RLV7N/GREEN[4]
AB26
B2P/RLV8P/GREEN[3]
AB25
B2M/RLV8N/GREEN[2]
AB24
B3P/TCON11/BLUE[9]
AC24
B3M/TCON10/BLUE[8]
AD26
B4P/TCON9/BLUE[7]
AD25
B4M/TCON8/BLUE[6]
AD24
CCKP/LLV3P
AD23
CCKM/LLV3N
AE23
C0P/LLV0P/BLUE[5]
AE26
C0M/LLV0N/BLUE[4]
AE25
C1P/LLV1P/BLUE[3]
AF26
C1M/LLV1N/BLUE[2]
AF25
C2P/LLV2P/BLUE[1]
AE24
C2M/LLV2N/BLUE[0]
AF24
C3P/LLV4P
AF23
C3M/LLV4N
AD22
C4P/LLV5P
AE22
C4M/LLV5N
AF22
DCKP/TCON5
AD19
DCKM/TCON4
AE19
D0P/LLV6P
AD21
D0M/LLV6N
AE21
D1P/LLV7P
AF21
D1M/LLV7N
AD20
D2P/LLV8P
AE20
D2M/LLV8N
AF20
D3P/TCON3
AF19
D3M/TCON2
AD18
D4P/TCON1
AE18
D4M/TCON0
AF18
GPIO0/TCON15/HSYNC/VDD_ODD
AB22
GPIO1/TCON14/VSYNC/VDD_EVEN
AB23
GPIO2/TCON7/LDE/GCLK4
AC23
GPIO3/TCON6/LCK/GCLK2
AC22
FRC_GPIO0/UART_RX
AB16
FRC_GPIO1
AA14
FRC_GPIO3
AC15
FRC_GPIO8
Y16
FRC_GPIO9/UART_TX
AC16
FRC_GPIO10
AC14
FRC_I2CM_DA
AA16
FRC_I2CM_CK
AA15
FRC_I2CS_DA
Y10
FRC_I2CS_CK
AA11
FRC_PWM0
AB15
FRC_PWM1
AB14
LGE107DC-RP [S7M+ DIVX/MS10]
IC101
S7M-PLUS_DivX_MS10
PCM_D0
U22
PCM_D1
T21
PCM_D2
T22
PCM_D3
AB18
PCM_D4
AC18
PCM_D5
AC19
PCM_D6
AC20
PCM_D7
AC21
PCM_A0
U21
PCM_A1
V21
PCM_A2
Y22
PCM_A3
AA22
PCM_A4
R22
PCM_A5
R21
PCM_A6
T23
PCM_A7
T24
PCM_A8
AA23
PCM_A9
Y20
PCM_A10
AB17
PCM_A11
AA21
PCM_A12
U23
PCM_A13
Y23
PCM_A14
W23
PCM_REG_N
W22
PCM_OE_N
AA17
PCM_WE_N
V22
PCM_IORD_N
W21
PCM_IOWR_N
Y21
PCM_CE_N
AA20
PCM_IRQA_N
V23
PCM_CD_N
P23
PCM_WAIT_N
R23
PCM_RESET
P22
PCM_PF_CE0Z
AC17
PCM_PF_CE1Z
AB20
PCM_PF_OEZ
AA18
PCM_PF_WEZ
AB21
PCM_PF_ALE
AB19
PCM_PF_AD[15]
AD17
PCM_PF_RBZ
AA19
UART_TX2/GPIO65
M23
UART_RX2/GPIO64
N23
DDCR_DA/GPIO71
M22
DDCR_CK/GPIO72
N22
DDCA_DA/UART0_TX
A5
DDCA_CK/UART0_RX
B5
PWM0/GPIO66
K23
PWM1/GPIO67
K22
PWM2/GPIO68
G23
PWM3/GPIO69
G22
PWM4/GPIO70
G21
SAR0/GPIO31
C6
SAR1/GPIO32
B6
SAR2/GPIO33
C8
SAR3/GPIO34
C7
SAR4/GPIO35
A6
GPIO143/TCON0
N21
GPIO145/TCON2
M21
GPIO147/TCON4
L22
GPIO149/TCON6
L21
GPIO151/TCON8
P21
GPIO36/UART3_RX
K21
GPIO37/UART3_TX
L23
GPIO38
K20
GPIO39
L20
GPIO40
M20
GPIO41
G20
GPIO42
G19
GPIO50/UART1_RX
F20
GPIO51/UART1_TX
F19
GPIO6/PM0/INT0
E7
GPIO7/PM1/PM_UART_TX
D7
GPIO8/PM2
E11
GPIO9/PM3
G9
GPIO10/PM4
F9
GPIO11/PM5/PM_UART_RX/INT1
C5
PM_SPI_CS1/GPIO12/PM6
E8
PM_SPI_WP1/GPIO13/PM7
E9
PM_SPI_WP2/GPIO14/PM8/INT2
F7
GPIO15/PM9
F6
PM_SPI_CS2/GPIO16/PM10
D8
GPIO17/PM11/INT3
G12
GPIO18/PM12/INT4
F10
PM_SPI_CK/GPIO1
D9
GPIO0/PM_SPI_CZ
D11
PM_SPI_DI/GPIO2
E10
PM_SPI_DO/GPIO3
D10
TS0_CLK
AA9
TS0_VLD
AA5
TS0_SYNC
AA10
TS0_D0
AB5
TS0_D1
AC4
TS0_D2
Y6
TS0_D3
AA6
TS0_D4
W6
TS0_D5
AA7
TS0_D6
Y9
TS0_D7
AA8
TS1_CLK
AC5
TS1_VLD
AC6
TS1_SYNC
AB6
TS1_D0
AC10
TS1_D1
AB10
TS1_D2
AC9
TS1_D3
AB9
TS1_D4
AC8
TS1_D5
AB8
TS1_D6
AC7
TS1_D7
AB7
MPIF_CLK
D12
MPIF_CS_N
D14
MPIF_BUSY
E14
MPIF_D0
E12
MPIF_D1
F12
MPIF_D2
D13
MPIF_D3
E13
LGE107C-RP-1 [S7M+ BASIC]
IC101-*11
S7M-PLUS_BASIC
FRC_DDR3_A0/DDR2_NC
AE1
FRC_DDR3_A1/DDR2_A6
AF16
FRC_DDR3_A2/DDR2_A7
AF1
FRC_DDR3_A3/DDR2_A1
AE3
FRC_DDR3_A4/DDR2_CASZ
AD14
FRC_DDR3_A5/DDR2_A10
AD3
FRC_DDR3_A6/DDR2_A0
AF15
FRC_DDR3_A7/DDR2_A5
AF2
FRC_DDR3_A8/DDR2_A2
AE15
FRC_DDR3_A9/DDR2_A9
AD2
FRC_DDR3_A10/DDR2_A11
AD16
FRC_DDR3_A11/DDR2_A4
AD15
FRC_DDR3_A12/DDR2_A8
AE16
FRC_DDR3_BA0/DDR2_BA2
AF3
FRC_DDR3_BA1/DDR2_ODT
AF14
FRC_DDR3_BA2/DDR2_A12
AD1
FRC_DDR3_MCLK/DDR2_MCLK
AD13
FRC_DDR3_CKE/DDR2_RASZ
AE14
FRC_DDR3_MCLKZ/DDR2_MCLKZ
AE13
FRC_DDR3_ODT/DDR2_BA1
AE4
FRC_DDR3_RASZ/DDR2_WEZ
AD5
FRC_DDR3_CASZ/DDR2_CKE
AF4
FRC_DDR3_WEZ/DDR2_BA0
AD4
FRC_DDR3_RESETB/DDR2_A3
AE2
FRC_DDR3_DQSL/DDR2_DQS0
AF8
FRC_DDR3_DQSLB/DDR2_DQSB0
AD9
FRC_DDR3_DQSU/DDR2_DQS1
AE9
FRC_DDR3_DQSUB/DDR2_DQSB1
AF9
FRC_DDR3_DML/DDR2_DQ7
AE11
FRC_DDR3_DMU/DDR2_DQ11
AF6
FRC_DDR3_DQL0/DDR2_DQ6
AE6
FRC_DDR3_DQL1/DDR2_DQ0
AF11
FRC_DDR3_DQL2/DDR2_DQ1
AD6
FRC_DDR3_DQL3/DDR2_DQ2
AD12
FRC_DDR3_DQL4/DDR2_DQ4
AE5
FRC_DDR3_DQL5/DDR2_NC
AF12
FRC_DDR3_DQL6/DDR2_DQ3
AF5
FRC_DDR3_DQL7/DDR2_DQ5
AE12
FRC_DDR3_DQU0/DDR2_DQ8
AE10
FRC_DDR3_DQU1/DDR2_DQ14
AF7
FRC_DDR3_DQU2/DDR2_DQ13
AD11
FRC_DDR3_DQU3/DDR2_DQ12
AD7
FRC_DDR3_DQU4/DDR2_DQ15
AD10
FRC_DDR3_DQU5/DDR2_DQ9
AE7
FRC_DDR3_DQU6/DDR2_DQ10
AF10
FRC_DDR3_DQU7/DDR2_DQM1
AD8
FRC_DDR3_NC/DDR2_DQM0
AE8
FRC_VSYNC_LIKE
Y11
FRC_TESTPIN
Y19
ACKP/RLV3P/RED[3]
W26
ACKM/RLV3N/RED[2]
W25
A0P/RLV0P/RED[9]
U26
A0M/RLV0N/RED[8]
U25
A1P/RLV1P/RED[7]
U24
A1M/RLV1N/RED[6]
V26
A2P/RLV2P/RED[5]
V25
A2M/RLV2N/RED[4]
V24
A3P/RLV4P/RED[1]
W24
A3M/RLV4N/RED[0]
Y26
A4P/RLV5P/GREEN[9]
Y25
A4M/RLV5N/GREEN[8]
Y24
BCKP/TCON13/GREEN[1]
AC26
BCKM/TCON12/GREEN[0]
AC25
B0P/RLV6P/GREEN[7]
AA26
B0M/RLV6N/GREEN[6]
AA25
B1P/RLV7P/GREEN[5]
AA24
B1M/RLV7N/GREEN[4]
AB26
B2P/RLV8P/GREEN[3]
AB25
B2M/RLV8N/GREEN[2]
AB24
B3P/TCON11/BLUE[9]
AC24
B3M/TCON10/BLUE[8]
AD26
B4P/TCON9/BLUE[7]
AD25
B4M/TCON8/BLUE[6]
AD24
CCKP/LLV3P
AD23
CCKM/LLV3N
AE23
C0P/LLV0P/BLUE[5]
AE26
C0M/LLV0N/BLUE[4]
AE25
C1P/LLV1P/BLUE[3]
AF26
C1M/LLV1N/BLUE[2]
AF25
C2P/LLV2P/BLUE[1]
AE24
C2M/LLV2N/BLUE[0]
AF24
C3P/LLV4P
AF23
C3M/LLV4N
AD22
C4P/LLV5P
AE22
C4M/LLV5N
AF22
DCKP/TCON5
AD19
DCKM/TCON4
AE19
D0P/LLV6P
AD21
D0M/LLV6N
AE21
D1P/LLV7P
AF21
D1M/LLV7N
AD20
D2P/LLV8P
AE20
D2M/LLV8N
AF20
D3P/TCON3
AF19
D3M/TCON2
AD18
D4P/TCON1
AE18
D4M/TCON0
AF18
GPIO0/TCON15/HSYNC/VDD_ODD
AB22
GPIO1/TCON14/VSYNC/VDD_EVEN
AB23
GPIO2/TCON7/LDE/GCLK4
AC23
GPIO3/TCON6/LCK/GCLK2
AC22
FRC_SPI_CZ
AB16
FRC_GPIO1
AA14
FRC_SPI1_CK
AC15
FRC_GPIO8
Y16
FRC_SPI_DO
AC16
FRC_SPI1_DI
AC14
FRC_SPI_CK
AA16
FRC_SPI_DI
AA15
FRC_I2CS_DA
Y10
FRC_I2CS_CK
AA11
FRC_PWM0
AB15
FRC_PWM1
AB14
LGE107C-RP [S7M+ MS10]
IC101-*12
S7M-PLUS_MS10
FRC_DDR3_A0/DDR2_NC
AE1
FRC_DDR3_A1/DDR2_A6
AF16
FRC_DDR3_A2/DDR2_A7
AF1
FRC_DDR3_A3/DDR2_A1
AE3
FRC_DDR3_A4/DDR2_CASZ
AD14
FRC_DDR3_A5/DDR2_A10
AD3
FRC_DDR3_A6/DDR2_A0
AF15
FRC_DDR3_A7/DDR2_A5
AF2
FRC_DDR3_A8/DDR2_A2
AE15
FRC_DDR3_A9/DDR2_A9
AD2
FRC_DDR3_A10/DDR2_A11
AD16
FRC_DDR3_A11/DDR2_A4
AD15
FRC_DDR3_A12/DDR2_A8
AE16
FRC_DDR3_BA0/DDR2_BA2
AF3
FRC_DDR3_BA1/DDR2_ODT
AF14
FRC_DDR3_BA2/DDR2_A12
AD1
FRC_DDR3_MCLK/DDR2_MCLK
AD13
FRC_DDR3_CKE/DDR2_RASZ
AE14
FRC_DDR3_MCLKZ/DDR2_MCLKZ
AE13
FRC_DDR3_ODT/DDR2_BA1
AE4
FRC_DDR3_RASZ/DDR2_WEZ
AD5
FRC_DDR3_CASZ/DDR2_CKE
AF4
FRC_DDR3_WEZ/DDR2_BA0
AD4
FRC_DDR3_RESETB/DDR2_A3
AE2
FRC_DDR3_DQSL/DDR2_DQS0
AF8
FRC_DDR3_DQSLB/DDR2_DQSB0
AD9
FRC_DDR3_DQSU/DDR2_DQS1
AE9
FRC_DDR3_DQSUB/DDR2_DQSB1
AF9
FRC_DDR3_DML/DDR2_DQ7
AE11
FRC_DDR3_DMU/DDR2_DQ11
AF6
FRC_DDR3_DQL0/DDR2_DQ6
AE6
FRC_DDR3_DQL1/DDR2_DQ0
AF11
FRC_DDR3_DQL2/DDR2_DQ1
AD6
FRC_DDR3_DQL3/DDR2_DQ2
AD12
FRC_DDR3_DQL4/DDR2_DQ4
AE5
FRC_DDR3_DQL5/DDR2_NC
AF12
FRC_DDR3_DQL6/DDR2_DQ3
AF5
FRC_DDR3_DQL7/DDR2_DQ5
AE12
FRC_DDR3_DQU0/DDR2_DQ8
AE10
FRC_DDR3_DQU1/DDR2_DQ14
AF7
FRC_DDR3_DQU2/DDR2_DQ13
AD11
FRC_DDR3_DQU3/DDR2_DQ12
AD7
FRC_DDR3_DQU4/DDR2_DQ15
AD10
FRC_DDR3_DQU5/DDR2_DQ9
AE7
FRC_DDR3_DQU6/DDR2_DQ10
AF10
FRC_DDR3_DQU7/DDR2_DQM1
AD8
FRC_DDR3_NC/DDR2_DQM0
AE8
FRC_VSYNC_LIKE
Y11
FRC_TESTPIN
Y19
ACKP/RLV3P/RED[3]
W26
ACKM/RLV3N/RED[2]
W25
A0P/RLV0P/RED[9]
U26
A0M/RLV0N/RED[8]
U25
A1P/RLV1P/RED[7]
U24
A1M/RLV1N/RED[6]
V26
A2P/RLV2P/RED[5]
V25
A2M/RLV2N/RED[4]
V24
A3P/RLV4P/RED[1]
W24
A3M/RLV4N/RED[0]
Y26
A4P/RLV5P/GREEN[9]
Y25
A4M/RLV5N/GREEN[8]
Y24
BCKP/TCON13/GREEN[1]
AC26
BCKM/TCON12/GREEN[0]
AC25
B0P/RLV6P/GREEN[7]
AA26
B0M/RLV6N/GREEN[6]
AA25
B1P/RLV7P/GREEN[5]
AA24
B1M/RLV7N/GREEN[4]
AB26
B2P/RLV8P/GREEN[3]
AB25
B2M/RLV8N/GREEN[2]
AB24
B3P/TCON11/BLUE[9]
AC24
B3M/TCON10/BLUE[8]
AD26
B4P/TCON9/BLUE[7]
AD25
B4M/TCON8/BLUE[6]
AD24
CCKP/LLV3P
AD23
CCKM/LLV3N
AE23
C0P/LLV0P/BLUE[5]
AE26
C0M/LLV0N/BLUE[4]
AE25
C1P/LLV1P/BLUE[3]
AF26
C1M/LLV1N/BLUE[2]
AF25
C2P/LLV2P/BLUE[1]
AE24
C2M/LLV2N/BLUE[0]
AF24
C3P/LLV4P
AF23
C3M/LLV4N
AD22
C4P/LLV5P
AE22
C4M/LLV5N
AF22
DCKP/TCON5
AD19
DCKM/TCON4
AE19
D0P/LLV6P
AD21
D0M/LLV6N
AE21
D1P/LLV7P
AF21
D1M/LLV7N
AD20
D2P/LLV8P
AE20
D2M/LLV8N
AF20
D3P/TCON3
AF19
D3M/TCON2
AD18
D4P/TCON1
AE18
D4M/TCON0
AF18
GPIO0/TCON15/HSYNC/VDD_ODD
AB22
GPIO1/TCON14/VSYNC/VDD_EVEN
AB23
GPIO2/TCON7/LDE/GCLK4
AC23
GPIO3/TCON6/LCK/GCLK2
AC22
FRC_SPI_CZ
AB16
FRC_GPIO1
AA14
FRC_SPI1_CK
AC15
FRC_GPIO8
Y16
FRC_SPI_DO
AC16
FRC_SPI1_DI
AC14
FRC_SPI_CK
AA16
FRC_SPI_DI
AA15
FRC_I2CS_DA
Y10
FRC_I2CS_CK
AA11
FRC_PWM0
AB15
FRC_PWM1
AB14
LGE107DC-RP-1 [S7M+ DIVX]
IC101-*13
S7M-PLUS_DivX
FRC_DDR3_A0/DDR2_NC
AE1
FRC_DDR3_A1/DDR2_A6
AF16
FRC_DDR3_A2/DDR2_A7
AF1
FRC_DDR3_A3/DDR2_A1
AE3
FRC_DDR3_A4/DDR2_CASZ
AD14
FRC_DDR3_A5/DDR2_A10
AD3
FRC_DDR3_A6/DDR2_A0
AF15
FRC_DDR3_A7/DDR2_A5
AF2
FRC_DDR3_A8/DDR2_A2
AE15
FRC_DDR3_A9/DDR2_A9
AD2
FRC_DDR3_A10/DDR2_A11
AD16
FRC_DDR3_A11/DDR2_A4
AD15
FRC_DDR3_A12/DDR2_A8
AE16
FRC_DDR3_BA0/DDR2_BA2
AF3
FRC_DDR3_BA1/DDR2_ODT
AF14
FRC_DDR3_BA2/DDR2_A12
AD1
FRC_DDR3_MCLK/DDR2_MCLK
AD13
FRC_DDR3_CKE/DDR2_RASZ
AE14
FRC_DDR3_MCLKZ/DDR2_MCLKZ
AE13
FRC_DDR3_ODT/DDR2_BA1
AE4
FRC_DDR3_RASZ/DDR2_WEZ
AD5
FRC_DDR3_CASZ/DDR2_CKE
AF4
FRC_DDR3_WEZ/DDR2_BA0
AD4
FRC_DDR3_RESETB/DDR2_A3
AE2
FRC_DDR3_DQSL/DDR2_DQS0
AF8
FRC_DDR3_DQSLB/DDR2_DQSB0
AD9
FRC_DDR3_DQSU/DDR2_DQS1
AE9
FRC_DDR3_DQSUB/DDR2_DQSB1
AF9
FRC_DDR3_DML/DDR2_DQ7
AE11
FRC_DDR3_DMU/DDR2_DQ11
AF6
FRC_DDR3_DQL0/DDR2_DQ6
AE6
FRC_DDR3_DQL1/DDR2_DQ0
AF11
FRC_DDR3_DQL2/DDR2_DQ1
AD6
FRC_DDR3_DQL3/DDR2_DQ2
AD12
FRC_DDR3_DQL4/DDR2_DQ4
AE5
FRC_DDR3_DQL5/DDR2_NC
AF12
FRC_DDR3_DQL6/DDR2_DQ3
AF5
FRC_DDR3_DQL7/DDR2_DQ5
AE12
FRC_DDR3_DQU0/DDR2_DQ8
AE10
FRC_DDR3_DQU1/DDR2_DQ14
AF7
FRC_DDR3_DQU2/DDR2_DQ13
AD11
FRC_DDR3_DQU3/DDR2_DQ12
AD7
FRC_DDR3_DQU4/DDR2_DQ15
AD10
FRC_DDR3_DQU5/DDR2_DQ9
AE7
FRC_DDR3_DQU6/DDR2_DQ10
AF10
FRC_DDR3_DQU7/DDR2_DQM1
AD8
FRC_DDR3_NC/DDR2_DQM0
AE8
FRC_VSYNC_LIKE
Y11
FRC_TESTPIN
Y19
ACKP/RLV3P/RED[3]
W26
ACKM/RLV3N/RED[2]
W25
A0P/RLV0P/RED[9]
U26
A0M/RLV0N/RED[8]
U25
A1P/RLV1P/RED[7]
U24
A1M/RLV1N/RED[6]
V26
A2P/RLV2P/RED[5]
V25
A2M/RLV2N/RED[4]
V24
A3P/RLV4P/RED[1]
W24
A3M/RLV4N/RED[0]
Y26
A4P/RLV5P/GREEN[9]
Y25
A4M/RLV5N/GREEN[8]
Y24
BCKP/TCON13/GREEN[1]
AC26
BCKM/TCON12/GREEN[0]
AC25
B0P/RLV6P/GREEN[7]
AA26
B0M/RLV6N/GREEN[6]
AA25
B1P/RLV7P/GREEN[5]
AA24
B1M/RLV7N/GREEN[4]
AB26
B2P/RLV8P/GREEN[3]
AB25
B2M/RLV8N/GREEN[2]
AB24
B3P/TCON11/BLUE[9]
AC24
B3M/TCON10/BLUE[8]
AD26
B4P/TCON9/BLUE[7]
AD25
B4M/TCON8/BLUE[6]
AD24
CCKP/LLV3P
AD23
CCKM/LLV3N
AE23
C0P/LLV0P/BLUE[5]
AE26
C0M/LLV0N/BLUE[4]
AE25
C1P/LLV1P/BLUE[3]
AF26
C1M/LLV1N/BLUE[2]
AF25
C2P/LLV2P/BLUE[1]
AE24
C2M/LLV2N/BLUE[0]
AF24
C3P/LLV4P
AF23
C3M/LLV4N
AD22
C4P/LLV5P
AE22
C4M/LLV5N
AF22
DCKP/TCON5
AD19
DCKM/TCON4
AE19
D0P/LLV6P
AD21
D0M/LLV6N
AE21
D1P/LLV7P
AF21
D1M/LLV7N
AD20
D2P/LLV8P
AE20
D2M/LLV8N
AF20
D3P/TCON3
AF19
D3M/TCON2
AD18
D4P/TCON1
AE18
D4M/TCON0
AF18
GPIO0/TCON15/HSYNC/VDD_ODD
AB22
GPIO1/TCON14/VSYNC/VDD_EVEN
AB23
GPIO2/TCON7/LDE/GCLK4
AC23
GPIO3/TCON6/LCK/GCLK2
AC22
FRC_SPI_CZ
AB16
FRC_GPIO1
AA14
FRC_SPI1_CK
AC15
FRC_GPIO8
Y16
FRC_SPI_DO
AC16
FRC_SPI1_DI
AC14
FRC_SPI_CK
AA16
FRC_SPI_DI
AA15
FRC_I2CS_DA
Y10
FRC_I2CS_CK
AA11
FRC_PWM0
AB15
FRC_PWM1
AB14
LGE107RC-RP [S7M+ RM]
IC101-*14
S7M-PLUS_RM
FRC_DDR3_A0/DDR2_NC
AE1
FRC_DDR3_A1/DDR2_A6
AF16
FRC_DDR3_A2/DDR2_A7
AF1
FRC_DDR3_A3/DDR2_A1
AE3
FRC_DDR3_A4/DDR2_CASZ
AD14
FRC_DDR3_A5/DDR2_A10
AD3
FRC_DDR3_A6/DDR2_A0
AF15
FRC_DDR3_A7/DDR2_A5
AF2
FRC_DDR3_A8/DDR2_A2
AE15
FRC_DDR3_A9/DDR2_A9
AD2
FRC_DDR3_A10/DDR2_A11
AD16
FRC_DDR3_A11/DDR2_A4
AD15
FRC_DDR3_A12/DDR2_A8
AE16
FRC_DDR3_BA0/DDR2_BA2
AF3
FRC_DDR3_BA1/DDR2_ODT
AF14
FRC_DDR3_BA2/DDR2_A12
AD1
FRC_DDR3_MCLK/DDR2_MCLK
AD13
FRC_DDR3_CKE/DDR2_RASZ
AE14
FRC_DDR3_MCLKZ/DDR2_MCLKZ
AE13
FRC_DDR3_ODT/DDR2_BA1
AE4
FRC_DDR3_RASZ/DDR2_WEZ
AD5
FRC_DDR3_CASZ/DDR2_CKE
AF4
FRC_DDR3_WEZ/DDR2_BA0
AD4
FRC_DDR3_RESETB/DDR2_A3
AE2
FRC_DDR3_DQSL/DDR2_DQS0
AF8
FRC_DDR3_DQSLB/DDR2_DQSB0
AD9
FRC_DDR3_DQSU/DDR2_DQS1
AE9
FRC_DDR3_DQSUB/DDR2_DQSB1
AF9
FRC_DDR3_DML/DDR2_DQ7
AE11
FRC_DDR3_DMU/DDR2_DQ11
AF6
FRC_DDR3_DQL0/DDR2_DQ6
AE6
FRC_DDR3_DQL1/DDR2_DQ0
AF11
FRC_DDR3_DQL2/DDR2_DQ1
AD6
FRC_DDR3_DQL3/DDR2_DQ2
AD12
FRC_DDR3_DQL4/DDR2_DQ4
AE5
FRC_DDR3_DQL5/DDR2_NC
AF12
FRC_DDR3_DQL6/DDR2_DQ3
AF5
FRC_DDR3_DQL7/DDR2_DQ5
AE12
FRC_DDR3_DQU0/DDR2_DQ8
AE10
FRC_DDR3_DQU1/DDR2_DQ14
AF7
FRC_DDR3_DQU2/DDR2_DQ13
AD11
FRC_DDR3_DQU3/DDR2_DQ12
AD7
FRC_DDR3_DQU4/DDR2_DQ15
AD10
FRC_DDR3_DQU5/DDR2_DQ9
AE7
FRC_DDR3_DQU6/DDR2_DQ10
AF10
FRC_DDR3_DQU7/DDR2_DQM1
AD8
FRC_DDR3_NC/DDR2_DQM0
AE8
FRC_VSYNC_LIKE
Y11
FRC_TESTPIN
Y19
ACKP/RLV3P/RED[3]
W26
ACKM/RLV3N/RED[2]
W25
A0P/RLV0P/RED[9]
U26
A0M/RLV0N/RED[8]
U25
A1P/RLV1P/RED[7]
U24
A1M/RLV1N/RED[6]
V26
A2P/RLV2P/RED[5]
V25
A2M/RLV2N/RED[4]
V24
A3P/RLV4P/RED[1]
W24
A3M/RLV4N/RED[0]
Y26
A4P/RLV5P/GREEN[9]
Y25
A4M/RLV5N/GREEN[8]
Y24
BCKP/TCON13/GREEN[1]
AC26
BCKM/TCON12/GREEN[0]
AC25
B0P/RLV6P/GREEN[7]
AA26
B0M/RLV6N/GREEN[6]
AA25
B1P/RLV7P/GREEN[5]
AA24
B1M/RLV7N/GREEN[4]
AB26
B2P/RLV8P/GREEN[3]
AB25
B2M/RLV8N/GREEN[2]
AB24
B3P/TCON11/BLUE[9]
AC24
B3M/TCON10/BLUE[8]
AD26
B4P/TCON9/BLUE[7]
AD25
B4M/TCON8/BLUE[6]
AD24
CCKP/LLV3P
AD23
CCKM/LLV3N
AE23
C0P/LLV0P/BLUE[5]
AE26
C0M/LLV0N/BLUE[4]
AE25
C1P/LLV1P/BLUE[3]
AF26
C1M/LLV1N/BLUE[2]
AF25
C2P/LLV2P/BLUE[1]
AE24
C2M/LLV2N/BLUE[0]
AF24
C3P/LLV4P
AF23
C3M/LLV4N
AD22
C4P/LLV5P
AE22
C4M/LLV5N
AF22
DCKP/TCON5
AD19
DCKM/TCON4
AE19
D0P/LLV6P
AD21
D0M/LLV6N
AE21
D1P/LLV7P
AF21
D1M/LLV7N
AD20
D2P/LLV8P
AE20
D2M/LLV8N
AF20
D3P/TCON3
AF19
D3M/TCON2
AD18
D4P/TCON1
AE18
D4M/TCON0
AF18
GPIO0/TCON15/HSYNC/VDD_ODD
AB22
GPIO1/TCON14/VSYNC/VDD_EVEN
AB23
GPIO2/TCON7/LDE/GCLK4
AC23
GPIO3/TCON6/LCK/GCLK2
AC22
FRC_SPI_CZ
AB16
FRC_GPIO1
AA14
FRC_SPI1_CK
AC15
FRC_GPIO8
Y16
FRC_SPI_DO
AC16
FRC_SPI1_DI
AC14
FRC_SPI_CK
AA16
FRC_SPI_DI
AA15
FRC_I2CS_DA
Y10
FRC_I2CS_CK
AA11
FRC_PWM0
AB15
FRC_PWM1
AB14
IC102-*2
K9F1G08U0D-SCB0
NAND_FLASH_1G_SS
EAN61857001
26
NC_17
27
NC_18
28
NC_19
29
I/O0
30
I/O1
31
I/O2
32
I/O3
33
NC_20
34
NC_21
35
NC_22
36
VSS_2
37
VCC_2
38
NC_23
39
NC_24
40
NC_25
41
I/O4
42
I/O5
43
I/O6
44
I/O7
45
NC_26
46
NC_27
47
NC_28
48
NC_29
17
ALE
3
NC_3
6
NC_6
16
CLE
15
NC_10
14
NC_9
13
VSS_1
12
VCC_1
11
NC_8
10
NC_7
9
CE
8
RE
7
R/B
4
NC_4
5
NC_5
25
NC_16
24
NC_15
23
NC_14
2
NC_2
22
NC_13
21
NC_12
1
NC_1
20
NC_11
19
WP
18
WE
IC102-*3
TC58NVG0S3ETA0BBBH
NAND_FLASH_1G_TOSHIBA
EAN61508001
26
NC_17
27
NC_18
28
NC_19
29
I/O1
30
I/O2
31
I/O3
32
I/O4
33
NC_20
34
NC_21
35
NC_22
36
VSS_2
37
VCC_2
38
NC_23
39
NC_24
40
NC_25
41
I/O5
42
I/O6
43
I/O7
44
I/O8
45
NC_26
46
NC_27
47
NC_28
48
NC_29
17
ALE
3
NC_3
6
NC_6
16
CLE
15
NC_10
14
NC_9
13
VSS_1
12
VCC_1
11
NC_8
10
NC_7
9
CE
8
RE
7
RY/BY
4
NC_4
5
NC_5
25
NC_16
24
NC_15
23
NC_14
2
NC_2
22
NC_13
21
NC_12
1
NC_1
20
NC_11
19
WP
18
WE
M_RFModule_RESET
M_REMOTE_RX
M_REMOTE_TX
DC_MREMOTE
DD_MREMOTE
IC103-*1
CAT24C08WI-GT3-H-RECV(TV)
HDCP_EEPROM_ON_SEMI_NEW
3
A2
2
NC_2
4
VSS
1
NC_1
5
SDA
6
SCL
7
WP
8
VCC
GP3_Saturn7M Ver. 0.1
1
FLASH/EEPROM/GPIO
NAND FLASH MEMORY
/PF_CE0
H : Serial Flash
L : NAND Flash
/PF_CE1
H : 16 bit
L : 8 bit
from CI SLOT
Boot from SPI flash : 1’b0
Boot from NOR flash : 1’b1
TO SCART1
Addr:10101--
MIPS_no_EJ_NOR8 : 4’h3 (MIPS as host. No EJ PAD. Byte mode NAND flash.)
MIPS_EJ1_NOR8 : 4’h4 (MIPS as host. EJ use PAD1. Byte mode NAND flash.)
MIPS_EJ2_NOR8 : 4’h5 (MIPS as host. EJ use PAD2. Byte mode NAND flash.)
B51_Secure_no scramble : 4’hb (8051 as host. Internal SPI flash secure boot, no scramble)
B51_Sesure_scramble : 4’hc (8051 as host. Internal SPI flash secure boot with scarmble)
I2C
for SYSTEM/HDCP
EEPROM&URSA3
A0’h
<T3 CHIP Config>
(AUD_SCK, AUD_MASTER_CLK, PWM1, PWM0)
Internal demod out
/External demod in
$0.199
<T3 CHIP Config(AUD_LRCH)>
LD650 Scan
Delete /PIF_SPI_CS
DIMMING
HDCP EEPROM
EEPROM
for SERIAL FLASH
S7R S7MR
S7MR-PLUS
3D SG
3D SG
3D SG
3D SG
3D SG
Copyright © 2011 LG Electronics. Inc. All rights reserved.
Only for training and service purposes
LGE Internal Use Only
THE SYMBOL MARK OF THIS SCHEMETIC DIAGRAM INCORPORATES
SPECIAL FEATURES IMPORTANT FOR PROTECTION FROM X-RADIATION.
FILRE AND ELECTRICAL SHOCK HAZARDS, WHEN SERVICING IF IS
ESSENTIAL THAT ONLY MANUFATURES SPECFIED PARTS BE USED FOR
THE CRITICAL COMPONENTS IN THE SYMBOL MARK OF THE SCHEMETIC.
R293 1K
OPT
TP202
R212 1K
PHM_OFF
C292 0.1uF
OPT
MVREF
10uFC4001
C204 0.047uF
TU_CVBS
D0+_HDMI1
C4044 0.1uF
OPT
C263
10uF
L207
BLM18PG121SN1D
SCART1_Lout
L226
BLM18SG700TN1D
C290
0.1uF
OPT
DSUB_R+
D1+_HDMI1
D2+_HDMI1
VDD33_DVI
AVDD_DMPLL
AU33
AVDD_DDR0
C4056 0.1uF
C4060
2.2uF
10uFC276
D1+_HDMI4
SIDE_USB_DM
DSUB_HSYNC
C4008
0.1uF
OPT
AU33
C4011 0.1uF
OPT
C285 0.1uF
D2-_HDMI2
AUD_LRCK
VDD_RSDS
C4004
0.1uF
OPT
C253
1uF
AVDD_DMPLL
L223
BLM18SG121TN1D
C210 1000pF
VDD_RSDS
R4016 33
SC1_FB
L228
BLM18SG700TN1D
C4045 1uF
AU25
+1.26V_VDDC
D1-_HDMI4
D0-_HDMI4
C4042
0.1uF
OPT
HP_LOUT
CK+_HDMI4
C214
0.047uF
+2.5V_Normal
R4026
10K
C208 0.047uF
C4022
10uF
OPT
L227
BLM18PG121SN1D
L217
BLM18PG121SN1D
C4032
0.1uF
C245 2.2uF
PC_R_IN
C231 0.047uF
AVDD25_PGA
R249 33
C286 0.1uF
OPT
R257 33
AVDD_DDR0
R236 0
NON_EU
C4026 0.1uF
D2+_HDMI2
C4028
0.1uF
VDD33_DVI
R201 100
OPT
TP209
D0-_HDMI1
C4019 0.1uF
OPT
AVDD_DMPLL
C4014 0.1uF
AUD_SCK
VDD33
HPD2
R288 100
TU_SCL
C242
2.2uF
C406110uF
FRC
C251 0.1uF
VDD33
C283 0.1uF
OPT
AVDD_DDR0
IR
+3.3V_Normal
+2.5V_Normal
FRCVDDC
+1.5V_FRC_DDR
C291
0.1uF
FRC
COMP2_R_IN
VDD33
R231 68
RF_SWITCH_CTL
CEC_REMOTE_S7
+1.26V_VDDC
C238 2.2uF
MODEL_OPT_1
D1-_HDMI1
R292 22
FULL_NIM
AVDD2P5
R248 33
10uFC275
COMP2_Pb+
MODEL_OPT_4
C4043
0.1uF
R258 68
C279
10uF
FRC
L210
BLM18PG121SN1D
FRC
AVDD2P5
MODEL_OPT_4
C223 0.047uF
SIDE_USB_DP
DDC_SDA_2
COMP2_DET
C4058 0.1uF
FRC
R226 1K
FRC_H/W_OPT
C4016 0.1uF
C209 0.047uF
+2.5V_Normal
+3.3V_Normal
R4019
1K
R297 1K
50/60Hz LVDS
L206
BLM18PG121SN1D
C225 0.047uF
C221 0.047uF
C213
0.047uF
C4038
0.1uF
CK-_HDMI2
AV_R_IN
D2-_HDMI1
DSUB_B+
TP210
C222 0.047uF
C4046
0.1uF
SIDEAV_L_IN
SC1_R+/COMP1_Pr+
R242 68
L215
BLM18PG121SN1D
R202
100
BOOSTER_OPT
R210 100
OPT
R227 1K
NO_FRC
SC1_G+/COMP1_Y+
R211 1K
PHM_ON
R40141K1/16W
1%
VDD33
C218 0.047uF
X201
24MHz
C4065
0.022uF
16V
C4062 0.1uF
D0-_HDMI2
C220 0.047uF
R4023
10K
TP201
C247
2.2uF
OPT
R255
33
AU25
R250 33
MIU1VDDC
C240
0.1uF
FRC
R4018
22
FRC
MODEL_OPT_2
L204
BLM18PG121SN1D
AVDD_DDR0
D0+_HDMI4
+3.3V_Normal
+2.5V_Normal
SC1_SOG_IN
MODEL_OPT_5
C217 1000pF
SC1_B+/COMP1_Pb+
VDD33
L222
BLM18PG121SN1D
FRC
R4003 47
C4041 0.1uF
FRC
CK-_HDMI4
R4025
22
L203
5.6uH
CM2012F5R6KT
HEAD_PHONE
DDC_SDA_4
C288
0.1uF
R4020
10K
C4007 0.1uF
OPT
R215 1K
OPT
C4017
0.1uF
SCART1_Rout
AVDD2P5
R289 100
DDC_SDA_1
C4031 0.1uF
R207 1K
HD
C239
2.2uF
C4005
0.1uF
LED_DRIVER_D/L_SDA
R291 22
FULL_NIM
R256
68
FRC_VDD33_DDR
TP203
R245 33
MIU0VDDC
AUD_LRCH
C4024 0.1uF
R237 33
HP_ROUT
R206 1K
FHD
C216
0.047uF
D1+_HDMI2
MODEL_OPT_5
C230 0.047uF
C244 2.2uF
C4003
0.1uF
+1.26V_VDDC
C4057 0.047uF
R239
33
C207 0.047uF
C4040 0.1uF
AVDD_DDR0
C28910uF
C258 0.1uF
C406310uF
C298
0.1uF
OPT
R296 100
C234
2.2uF
OPT
C232 0.047uF
C295 0.1uF
IF_P_MSTAR
HPD4
MODEL_OPT_0IF_AGC_SEL
C227 0.047uF
C287
10uF
C262 27pF
D0+_HDMI2
TP211
C272
4.7uF
HEAD_PHONE
C4009
0.1uF
C294
0.1uF
C4020 0.1uF
OPT
D1-_HDMI2
AUD_MASTER_CLK_0
SPDIF_OUT
C211 0.047uF
+1.5V_DDR
C215
0.047uF
MODEL_OPT_6
TP205
SOC_RESET
C246
2.2uF
OPT
TU_SIF
SC1/COMP1_R_IN
R287
1M
FRC_AVDD
CK+_HDMI1
L219
BLM18PG121SN1D
C406610uF
AVDD_DDR0
AVDD2P5
10uFC293
OPT
AV_CVBS_IN
L221
BLM18PG121SN1D
FRC
DDC_SCL_4
LED_DRIVER_D/L_SCL
R4017
10K
OPT
R295 1K
OPT
DDC_SCL_2
HPD1
R233 68
C226 0.047uF
PC_L_IN
TP207
R40151K1/16W
1%
R228 33
R246 33
IF_AGC_MAIN
C4012 0.1uF
R253 33
MODEL_OPT_3
AMP_SCL
D2-_HDMI4
FRCVDDC
AV_CVBS_IN2
VDD33
FRC_VDD33_DDR
D2+_HDMI4
AV_L_IN
C241
0.1uF
C4025 0.1uF
R294 1K
100/120Hz LVDS
C4027 0.1uF
R214 1K
OPT
DSUB_G+
C206 0.047uF
L213
BLM18PG121SN1D
OPT
R244 33
L212
BLM18PG121SN1D
NEC_SCL
+1.26V_VDDC
AVDD2P5
NEC_SDA
R240
68
DEMOD_SDA
IF_N_MSTAR
R229 68
FRC_LPLL
C233 0.047uF
SC1/COMP1_L_IN
+2.5V_Normal
R205
10K
FRC
L202
BLM18SG121TN1D
C212 0.047uF
R241 33
DTV/MNT_VOUT
L214
BLM18PG121SN1D
FRC
C219 0.047uF
C297
0.1uF
OPT
C281
10uF
OPT
TU_SDA
SC1_CVBS_IN
AVDD2P5
DEMOD_SCL
C4002
0.1uF
C4015
0.1uF
OPT
CK-_HDMI1
MIU0VDDC
TP208
C237
2.2uF
C257 0.1uF
AVDD_DDR_FRC
10uFC284
COMP2_L_IN
L205 5.6uH
CM2012F5R6KT
HEAD_PHONE
LNA2_CTL
AVDD_DDR_FRC
C229 0.047uF
R204 100
OPT
C282
10uF
FRC
+3.3V_Normal
+1.26V_VDDC
TP204
DDC_SCL_1
C205 0.047uF
R238 68
L209
BLM18PG121SN1D
R251 33
AVDD25_PGA
R4002 47
COMP2_Pr+
R203
100
RF_SW_OPT
COMP2_Y+
C236 2.2uF
10uFC228
R4006
10K
C4036
0.1uF
OPT
C4064
0.1uF
VDD33
SIDEAV_CVBS_IN
C4010
0.1uF
FRC
AMP_SDA
SIDEAV_R_IN
C243 2.2uF
FRC_RESET
R209 1K
NON_DVB_T2
CK+_HDMI2
C264
1000pF
OPT
C261 27pF
DSUB_VSYNC
C4023 0.1uF
R4024
22
AV_CVBS_IN2
R298 100
OPT
R254 68
C250 0.1uF
C224 1000pF
C203
1000pF
OPT
SC1_ID
C4059 2.2uF
FRC_AVDD
+3.3V_Normal
C249
4.7uF
MVREF
R230 33
C268
4.7uF
HEAD_PHONE
C4018
10uF
L225
BLM18SG700TN1D
FRC
C278
10uF
C256
0.1uF
FRC_LPLL
L211
BLM18PG121SN1D
C235
2.2uF
OPT
C296 0.1uF
TP206
MIU1VDDC
R232 33
R208 1K
DVB_T2
R252 68
C280 0.1uF
ET_MDC
ET_TXD1
ET_CRS
ET_TXD0
ET_REF_CLK
ET_RXD1
ET_MDIO
ET_TX_EN
ET_RXD0
LGE107DC-RP [S7M+ DIVX/MS10]
IC101
S7M-PLUS_DivX_MS10
A_RXCP
F1
A_RXCN
F2
A_RX0P
G2
A_RX0N
G3
A_RX1P
H3
A_RX1N
G1
A_RX2P
H1
A_RX2N
H2
DDCDA_DA/GPIO24
F5
DDCDA_CK/GPIO23
F4
HOTPLUGA/GPIO19
E6
B_RXCP
D3
B_RXCN
C1
B_RX0P
D1
B_RX0N
D2
B_RX1P
E2
B_RX1N
E3
B_RX2P
F3
B_RX2N
E1
DDCDB_DA/GPIO26
D4
DDCDB_CK/GPIO25
E4
HOTPLUGB/GPIO20
D5
C_RXCP
AA2
C_RXCN
AA1
C_RX0P
AB1
C_RX0N
AA3
C_RX1P
AB3
C_RX1N
AB2
C_RX2P
AC2
C_RX2N
AC1
DDCDC_DA/GPIO28
AB4
DDCDC_CK/GPIO27
AA4
HOTPLUGC/GPIO21
AC3
D_RXCP
A2
D_RXCN
A3
D_RX0P
B3
D_RX0N
A1
D_RX1P
B1
D_RX1N
B2
D_RX2P
C2
D_RX2N
C3
DDCDD_DA/GPIO30
B4
DDCDD_CK/GPIO29
C4
HOTPLUGD/GPIO22
E5
CEC/GPIO5
D6
HSYNC0
G5
VSYNC0
G6
RIN0P
K1
RIN0M
L3
GIN0P
K3
GIN0M
K2
BIN0P
J3
BIN0M
J2
SOGIN0
J1
HSYNC1
G4
VSYNC1
H6
RIN1P
K5
RIN1M
K4
GIN1P
J4
GIN1M
K6
BIN1P
H4
BIN1M
J6
SOGIN1
J5
HSYNC2
H5
RIN2P
N3
RIN2M
N2
GIN2P
M2
GIN2M
M1
BIN2P
L2
BIN2M
L1
SOGIN2
M3
CVBS0P
N4
CVBS1P
N6
CVBS2P
L4
CVBS3P
L5
CVBS4P
L6
CVBS5P
M4
CVBS6P
M5
CVBS7P
K7
CVBS_OUT1
M6
CVBS_OUT2
M7
VCOM0
N5
VIFP
W2
VIFM
W1
IP
V2
IM
V1
SSIF/SIFP
Y2
SSIF/SIFM
Y1
QP
U3
QM
V3
IFAGC
Y5
RF_TAGC
Y4
TGPIO0/UPGAIN
U1
TGPIO1/DNGAIN
U2
TGPIO2/I2C_CLK
R3
TGPIO3/I2C_SDA
T3
XTALIN
T2
XTALOUT
T1
SPDIF_IN/GPIO177
G14
SPDIF_OUT/GPIO178
G13
DM_P0
B7
DP_P0
A7
DM_P1
AF17
DP_P1
AE17
I2S_IN_BCK/GPIO175
F14
I2S_IN_SD/GPIO176
F13
I2S_IN_WS/GPIO174
F15
I2S_OUT_BCK/GPIO181
D20
I2S_OUT_MCK/GPIO179
E20
I2S_OUT_SD/GPIO182
D19
I2S_OUT_SD1/GPIO183
F18
I2S_OUT_SD2/GPIO184
E18
I2S_OUT_SD3/GPIO185
D18
I2S_OUT_WS/GPIO180
E19
LINE_IN_0L
N1
LINE_IN_0R
P3
LINE_IN_1L
P1
LINE_IN_1R
P2
LINE_IN_2L
P4
LINE_IN_2R
P5
LINE_IN_3L
R6
LINE_IN_3R
T6
LINE_IN_4L
U5
LINE_IN_4R
V5
LINE_IN_5L
U6
LINE_IN_5R
V6
LINE_OUT_0L
U4
LINE_OUT_2L
W3
LINE_OUT_3L
W4
LINE_OUT_0R
V4
LINE_OUT_2R
Y3
LINE_OUT_3R
W5
MIC_DET_IN
R4
MICCM
T5
MICIN
R5
AUCOM
T4
VRM
P7
VAG
R7
VRP
P6
HP_OUT_1L
R1
HP_OUT_1R
R2
ET_RXD0
E21
ET_TXD0
E22
ET_RXD1
D21
ET_TXD1
F21
ET_REFCLK
E23
ET_TX_EN
D22
ET_MDC
F22
ET_MDIO
D23
ET_CRS
F23
AVLINK
F8
IRINT
G8
TESTPIN
K8
RESET
A4
U3_RESET
Y17
LGE107DC-RP [S7M+ DIVX/MS10]
IC101
S7M-PLUS_DivX_MS10
VDDC_1
H11
VDDC_2
H12
VDDC_3
H13
VDDC_4
H14
VDDC_5
H15
VDDC_6
J12
VDDC_7
J13
VDDC_8
J14
VDDC_9
J15
VDDC_10
J16
VDDC_11
L18
A_DVDD
H16
B_DVDD
K19
FRC_VDDC_0
L19
FRC_VDDC_1
M18
FRC_VDDC_2
M19
FRC_VDDC_3
N18
FRC_VDDC_4
N19
FRC_VDDC_5
N20
FRC_VDDC_6
P18
FRC_VDDC_7
P19
FRC_VDDC_8
P20
U3_DVDD_DDR
Y12
AVDD1P2
J11
DVDD_NODIE
L7
AVDD2P5_ADC_1
H7
AVDD2P5_ADC_2
J7
AVDD25_REF
J8
AVDD_AU25
L8
PVDD_1
W15
PVDD_2
Y15
AVDD25_PGA
U8
AVDD_NODIE
M8
AVDD_DVI_1
N9
AVDD_DVI_2
P9
AVDD3P3_CVBS
N8
AVDD_DMPLL
P8
AVDD_AU33
T7
AVDD_EAR33
U7
AVDD33_T
T9
VDDP_1
R8
VDDP_2
R9
VDDP_3
T8
FRC_VD33_2_1
V20
FRC_VD33_2_2
W20
FRC_AVDD_RSDS_1
U19
FRC_AVDD_RSDS_2
U20
FRC_AVDD_RSDS_3
V19
FRC_AVDD
W19
FRC_AVDD_LPLL
U18
FRC_AVDD_MPLL
T20
FRC_VDD33_DDR
Y14
AVDD_MEMPLL
R19
FRC_AVDD_MEMPLL
W14
AVDD_DDR0_D_1
D15
AVDD_DDR0_D_2
D16
AVDD_DDR0_D_3
E15
AVDD_DDR0_D_4
E16
AVDD_DDR0_C
E17
AVDD_DDR1_D_1
F16
AVDD_DDR1_D_2
F17
AVDD_DDR1_D_3
G16
AVDD_DDR1_D_4
G17
AVDD_DDR1_C
H17
FRC_AVDD_DDR_D_1
AB11
FRC_AVDD_DDR_D_2
AB12
FRC_AVDD_DDR_D_3
AC11
FRC_AVDD_DDR_D_4
AC12
FRC_AVDD_DDR_C
AA12
MVREF
G15
NC_1
Y7
NC_2
Y8
GND_1
G18
GND_2
H9
GND_3
H10
GND_4
H18
GND_5
H19
GND_6
J10
GND_7
J17
GND_8
J18
GND_9
J19
GND_10
K9
GND_11
K10
GND_12
K11
GND_13
K12
GND_14
K13
GND_15
K14
GND_16
K15
GND_17
K16
GND_18
K17
GND_19
K18
GND_20
L9
GND_21
L10
GND_22
L11
GND_23
L12
GND_24
L13
GND_25
L14
GND_26
L15
GND_27
L16
GND_28
L17
GND_29
M9
GND_30
M10
GND_31
M11
GND_32
M12
GND_33
M13
GND_34
M14
GND_35
M15
GND_36
M16
GND_37
M17
GND_38
N10
GND_39
N11
GND_40
N12
GND_41
N13
GND_42
N14
GND_43
N15
GND_44
N16
GND_45
N17
GND_46
P10
GND_47
P11
GND_48
P12
GND_49
P13
GND_50
P14
GND_51
P15
GND_52
P16
GND_53
P17
GND_54
R10
GND_55
R11
GND_56
R12
GND_57
R13
GND_58
R14
GND_59
R15
GND_60
R16
GND_61
R17
GND_62
R18
GND_63
T10
GND_64
T11
GND_65
T12
GND_66
T13
GND_67
T14
GND_68
T15
GND_69
T16
GND_70
T17
GND_71
T18
GND_72
T19
GND_73
U10
GND_74
U11
GND_75
U12
GND_76
U13
GND_77
U14
GND_78
U15
GND_79
U16
GND_80
U17
GND_81
V7
GND_82
V8
GND_83
V9
GND_84
V10
GND_85
V11
GND_86
V12
GND_87
V13
GND_88
V14
GND_89
V15
GND_90
V16
GND_91
V17
GND_92
V18
GND_93
W7
GND_94
W8
GND_95
W9
GND_96
W10
GND_97
W11
GND_98
W12
GND_99
W13
GND_100
W16
GND_101
W17
GND_102
W18
GND_103
Y13
GND_104
Y18
GND_105
AA13
GND_106
AB13
GND_107
AC13
GND_FU
J9
PGA_VCOM
U9
GND_108
D17
GND_109
H23
GND_110
AF13
C277 0.1uF
C299 0.1uF
C4006 0.1uF
C4013 0.1uF
C248
0.047uF
3D_GPIO_1
3D_GPIO_2
R213
0
3D_SG
R216
0
3D_SG
D18
MODEL_OPT_3
DVB_T2
reserved for FRC : LOW HIGH
HD
B6
FRC_AVDD:60mAAU33:31mA
TU/DEMOD_I2C
E18
AUDIO OUT
CVBS In/OUT
U5_EXTERNALBOOT :HIGH HIGH
MODEL_OPT_0
Close to MSTAR
FRC_MPLL:4mA
MODEL_OPT_5
AVDD_DDR1:55mA
AVDD_DMPLL/AVDD_NODIE:7.362mA
VDD33_T/VDDP/U3_VD33_2:47mA
100/120Hz LVDS
MODEL_OPT_6
DTV_IF
F9
Normal Power 3.3V
LCD
AVDD_DDR_FRC:55mA
FRC_LPLL:13mA
MODEL OPTION
OLED
MODEL_OPT_2
Close to MSTAR
HDMI
B/T USB
Normal 2.5V
AVDD2P5/ADC2P5:162mA
RSDS Power OPT
DSUB
50/60Hz LVDS
PIN NAME
MODEL_OPT_1
I2S_I/F
VDD_RSDS:88mA
Close to MSTAR
NO FRC
FRC_HW_OPT
PIN NO.
DDR3 1.5V
AUDIO IN
U3_INTERNAL : HIGH LOW
VDDC 1.26V
LOW
H/P OUT
HIGH
AVDD_DDR0:55mA
Ready
VDDC : 2026mA
AVDD25_PGA:13mA
G19
C5
MODEL_OPT_4
SCART1_RGB/COMP1
SIDE USB
FHD
default
MODEL OPTION
VDD33_DVI:163mA
F7
FRC_VDD33_DDR:50mA
NO_FRC : LOW LOW
NON_DVB_T2
AVDD_MEMPLL:24mA
Delete CHB_CVBS_IN
Close to MSTAR
OPT_0
RSDS Power OPT
AU25:10mA
-->In case of GP2, This port was used for GIP/NON_GIP
ANALOG SIF
COMP2
PHM_ON
OPT_4
PHM_OFF
--> This option is only applied in EU.
In case of NON_EU, default value set LOW.
GP2R
MAIN2, HW OPT 2
20101023
--> MODEL_OPT_5, MODEL_OPT_6
: Only 3D_SG GPIO OUTPUT CONTROL
Copyright © 2011 LG Electronics. Inc. All rights reserved.
Only for training and service purposes
LGE Internal Use Only
THE SYMBOL MARK OF THIS SCHEMETIC DIAGRAM INCORPORATES
SPECIAL FEATURES IMPORTANT FOR PROTECTION FROM X-RADIATION.
FILRE AND ELECTRICAL SHOCK HAZARDS, WHEN SERVICING IF IS
ESSENTIAL THAT ONLY MANUFATURES SPECFIED PARTS BE USED FOR
THE CRITICAL COMPONENTS IN THE SYMBOL MARK OF THE SCHEMETIC.
+3.5V_ST
R1057 22
+3.5V_ST
+3.5V_ST
OCD1A
TP1001
NEC_ISP_Tx
POWER_ON/OFF2_1
R1009 10K
PWM_BUZZ/IIC_LED
AMP_RESET
SIDE_HP_MUTE
CEC_ON/OFF
R1034
4.7M
CRYSTAL_KDS
C1002
0.1uF
C1009 1uF
KEY2
NEC_ISP_Rx
NEC_EEPROM_SCL
KEY1
FLMD0
R1065 22
SOC_RESET
AMP_RESET
NEC_SDA
R1010 22
MICOM_DEBUG
OCD1A
MODEL1_OPT_2
R1030 10K
R1090 22
OPT
TP1602
C1003
0.1uF
R1075 10K
TOUCH_KEY
R1060 22
NEW_SUB
MODEL1_OPT_2
C1010
0.1uF
R1091 10K
TP1002
OCD1B
+3.5V_ST
S/T_SDA
S7_NEC_RXD
P1001
12505WS-12A00
MICOM_DEBUG_WAFER
1
2
3
4
5
6
7
8
9
10
11
12
13
R1046
47K
R1049 22
OPT
R1081 22
MICOM_DEBUG
NEC_ISP_Tx
NEC_ISP_Rx
TP1003
OCD1A
OCD1B
R1080
22
IC1001-*1
AT24C16BN-SH-B
EEPROM_NEC_16KBIT_ATMEL
3
NC_3
2
NC_2
4
GND
1
NC_1
5
SDA
6
SCL
7
WP
8
VCC
R1023 22
IC1001
M24C16-WMN6T
EEPROM_NEC_16KBIT_STM
3
NC/E2
2
NC/E1
4
VSS
1
NC/E0
5
SDA
6
SCL
7
WC
8
VCC
TP1601
OLP
C1007
15pF
PANEL_CTL
X1002
32.768KHz
CRYSTAL_EPSON
+3.5V_ST
R1039 22
POWER_ON/OFF2_2
R1066 22
CEC_REMOTE_NEC
NEC_ISP_Tx
R1073
10K
OPT
IC1002
uPD78F0514
NEC_MICOM
1
P60/SCL0
2
P61/SDA0
3
P62/EXSCL0
4
P63
5
P33/TI51/TO51/INTP4
6
P75
7
P74
8
P73/KR3
9
P72/KR2
10
P71/KR1
11
P70/KR0
12
P32/INTP3/OCD1B
13
P31/INTP2/OCD1A
14
P30/INTP1
15
P17/TI50/TO50
16
P16/TOH1/INTP5
17
P15/TOH018P14/RXD619P13/TXD620P12/SO10
21
P11/SL10/RXD0
22
P10/SCK10/TXD0
23
AVREF
24
AVSS
25
ANI7/P27
26
ANI6/P26
27
ANI5/P25
28
ANI4/P24
29
ANI3/P23
30
ANI2/P22
31
ANI1/P21
32
P20/ANI0
33
P130
34
P01/TI010/TO00
35
P00/TI000
36
P140/PCL/INTP6
37
P120/INTP0/EXLVI
38
P4139P4040RESET41P124/XT2/EXCLKS
42
P123/XT1
43
FLMD044P122/X2/EXCLK/OCD0B
45
P121/X1/OCD0A
46
REGC47VSS48VDD
INV_CTL
R1089
20K
1/16W
1%
CEC_ON/OFF
R1013 22
MICOM_DEBUG
R1020 0
R1071 10K
B/L_LED
X1002-*1
32.768KHz
CRYSTAL_KDS
Q1001
2SC3052
E
B
C
+3.5V_ST
R1078 22
MICOM_DEBUG
R1012 10K
B/L_LAMP
OCD1B
R1001
47K
NEC_EEPROM_SCL
R1048 22
+3.5V_ST
R1019
22
R4035
4.7K
NEW_SUB
R4034
4.7K
NEW_SUB
C1008 15pF
R1006
10K
OPT
R1011 10K
TACT_KEY
+3.5V_ST
+3.5V_ST
R1076 22
MICOM_DEBUG
AMP_MUTE
POWER_ON/OFF1
LED_R/BUZZ
LED_B/LG_LOGO
C1006 0.1uF
S7_NEC_TXD
R1052 10K
NEC_SCL
R1018
22
R1074 10K
GP3
MICOM_RESET
FLMD0
R1047 20K
1/16W
1%
R1041
22
R1056 22
R1037
22
NEC_ISP_Rx
S/T_SCL
+3.5V_ST
RL_ON
NEC_EEPROM_SDA
MICOM_RESET
EDID_WP
R1055 22
R1043
22
NEW_SUB
PANEL_CTL
R1005
10K
OPT
R1050 10K
R1068
22
R1008
22
POWER_DET
R1079 10K
GP2
+3.5V_ST
R1072
10K
OPT
R1069
22
R1004 10K
PWM_LED
R1084
10K
OPT
R1083 10K
OPT
IR
R1063 22
R1002 10K
MICOM_DEBUG
NEC_EEPROM_SDA
SCART1_MUTE
GND
R1054 22
19-22_LAMP
R1014 2.7K
R1015 2.7K
TOP SIDE for reset.
EEPROM for Micom
NEC CONFIGURATION
MODEL_OPT_0
MODEL_OPT_3
(MODEL_OPT_3)
MICOM MODEL OPTION
(MODEL_OPT_0)
for Debugger
MODEL_OPT_1
(MODEL_OPT_1)
GP2R
MICOM Rev.4
20101125
5
31
HIGH
31
LOW
S/T & IIC LED & NO BUZZ & LED Blink
32/37/42/47/55LE5300
PIN NO.
8
HIGH
LOW
HIGH
LOW
HIGH
LOW
LOW
GP3
LOW
PWM_BUZZ/IIC_LED : For model that use LED Lighting used IIC
LOW
LOW
LOW
GPIO_LED
TACT_KEY
IIC LED(09Y IIC Protocol) & No BUZZ
HIGH
Low
LOW
MODEL_OPT_2
IIC LED & PWM BUZZ
LE7300
B/L_LED
HIGH
LOW
NON_GPIO_LED
HIGH : LAMP
LOW
30
PIN NAME
LV25/LV35/LV45/LW45/LV55/LK45/LK55
MODEL OPTION
MODEL OPTION
MODEL_OPT_0
TOUCH_KEY
PWM_BUZZ/IIC_LED
LOW
PWM_LED : For model that use LED Lighting used PWM Signal
LOW
LOW
PWM_BUZZ/IIC_LED :Using IIC for LED Breathing & PWM Buzz
MODEL_OPT_2
MODEL_OPT_0
PWM_LED
MODEL_OPT_3
HIGH
PIN NAME
8
Description
LOW
LD350/450/550HIGH
LOW : LED
HIGH
11
HIGH
PIN NO.
PWM_BUZZ/IIC_LED
GPIO LED & NO BUZZ
MODEL_OPT_1
TBD
B/L_LED
MODEL_OPT_1
KEY & PWM LED & No Buzz & No LED Blink
LOW
HIGH
HIGH
HIGH
PWM LED & No Buzz & No LED Blink
LK330/LK430/LK530
MODEL_OPT_2
30
MODEL_OPT_1
PWM_LED
TACT_KEY
PWM_LED : Using PWM Signal for LED Lighting
LOW
MODEL_OPT_3
LOW
MODEL_OPT_0
LOW
MODEL_OPT_0
LOW
IIC LED & PWM IIC BUZZ
MODEL_OPT_3
TBD
LK330/LK430 for KR/US
KEY & PWM LED & No Buzz & No LED Blink
MODEL_OPT_3
LOW
HIGH
LOW
LOW
MODEL_OPT_2
LOW
HIGH
11
TOUCH_KEY
10Y EYE-Q Sensor
2010Y,GP2
IIC LED(09Y IIC Protocol) & No BUZZ
B/L_LAMP
B/L_LAMP
GP2
19/22/26LE5300/5300
S/T & IIC LED & No Buzz & LED Blink
2011Y,GP2R, 101125 Update
LD420
MODEL_OPT_1
Copyright © 2011 LG Electronics. Inc. All rights reserved.
Only for training and service purposes
LGE Internal Use Only
USB D OWN STR EAM
USB DOWN STREAM
THE SYMBOL MARK OF THIS SCHEMETIC DIAGRAM INCORPORATES
SPECIAL FEATURES IMPORTANT FOR PROTECTION FROM X-RADIATION.
FILRE AND ELECTRICAL SHOCK HAZARDS, WHEN SERVICING IF IS
ESSENTIAL THAT ONLY MANUFATURES SPECFIED PARTS BE USED FOR
THE CRITICAL COMPONENTS IN THE SYMBOL MARK OF THE SCHEMETIC.
SIGN6409
C1453
0.1uF
C1452
10uF
10V
USB1_OCD
SIDE_USB_DP
C1451
22uF
16V
R1459
2K
1/8W
1%
+5V_USB
USB1_CTL
R1458
2K
1/8W
1%
R1455
4.7K
OPT
SIDE_USB_DM
L1451
MLB-201209-0120P-N2
120-ohm
R1454
10K
+3.3V_Normal
R1451 47
L1451-*1
CIS21J121
JK1450
3AU04 S-305-Z C-(LG)
USB_JACK
1234
5
IC1450
AP2191DSG
EAN61849601
3
IN_2
2
IN_1
4
EN
1
GND
5
FLG
6
OUT_1
7
OUT_2
8
NC
JK1450-*1
3AU04S-345-ZC-H-LG
USB_JACK_LV3400
1234
5
D1451
RCLAMP0502BA
OPT
$0.077
USB_DIODES
20101023GP2R
USB_OCP_DIODE 7
Copyright © 2011 LG Electronics. Inc. All rights reserved.
Only for training and service purposes
LGE Internal Use Only
Loading...