LeCroy WaveJet/A Service manual

Page 1
LeCroy Color Digital Oscilloscopes
WaveJet/A Series
Service Manual
Version H – Feb. 2010
WJ-SM-E ECO H
Page 2
LeCroy Corporate Headquarters
700 Chestnut Ridge Road Chestnut Ridge, NY 10977-6499 USA
Tel : (845) 425-2000 http://www.lecroy.com
LeCroy European Service LeCroy SA
4, Rue Moïse Marcinhes Case postale 341 1217 Meyrin 1 Geneva
Tel : 41 (22) 719-21-11
LeCroy Japan Service
LeCroy Japan Corporation Sasazuka Center Bldg. – 6th floor, 1-6, 2-Chome, Sasazuka, Shibuya-ku Tokyo Japan 151-0073
Tel. (81) 3 3376 9400
© 2007 by LeCroy Corporation. All rights reserved.
LeCroy, ActiveDSO, ProBus, SMART Trigger, WavePro, and Waverunner are registered trademarks of LeCroy Corporation. JitterTrack, WaveMaster, and X-Stream are trademarks of LeCroy Corporation. Information in this publication supersedes all earlier versions. Specifications subject to change without notice.
Page 3
Read this first
Warranty 1-1
1. Warranty and Product Support 1-1
1.2 Product Assistance 1-1
1.3 Maintenance Agreements 1-1
1.4 Staying Up to Date 1-2
1.5 Service and Repair 1-2
1.6 How to return a Product 1-2
1.7 What Comes with Your Scope 1-2
General Information 2-1
2.1 Product Assistance 2-1
2.2 Installation for Safe and Efficient Operation 2-1 Operating Environment 2-1 Safety Symbols 2-1 Power Requirements 2-3 Cleaning and Maintenance 2-3 Power On 2-3
Specifications
3.1....... Vertical System.......................................................................................................3-1
3.2....... Horizontal System...................................................................................................3-3
3.3....... Acquisition System..................................................................................................3-3
3.4....... Acquisition Processing............................................................................................3-3
3.5....... Trigger System........................................................................................................3-3
3.6....... Basic Triggers.........................................................................................................3-3
3.7....... SMART T riggers .....................................................................................................3-3
3.8....... Documentation and Connectivity ............................................................................3-4
3.9....... Display....................................................................................................................3-4
3.10..... Analog Persistence.................................................................................................3-4
3.11..... Zoom.......................................................................................................................3-4
3.12..... Internal Waveform Memory.....................................................................................3-4
3.13..... Setup Storage .........................................................................................................3-4
3.14..... Math Tools...............................................................................................................3-5
3.15..... Measure Tools.........................................................................................................3-5
3.16..... General...................................................................................................................3-5
3.17..... Environmental:........................................................................................................3-5
3.18..... Declaration of Conformity:......................................................................................3-6

Table of Contents i

Page 4
Theory of Operation
4.......... Theory of Operation ..............................................................................................4-1
4.1....... Block Diagram .......................................................................................................4-1
Figure 4-1 Wavejet Block Diagram.......................................................................4-1
4.2....... FE & ADC UNIT ...................................................................................................4-2
4.2.1.... Front End...............................................................................................................4-2
4.2.1.1. Control ...................................................................................................................4-3
4.2.1.2. Divide gain.............................................................................................................4-3
4.2.1.3. Analogy control voltage.........................................................................................4-4
Figure 4-2 Front End Block Diagram 1................................................................4-4
4.2.2.... Analog to Digital Converter..................................................................................4-5
Figure 4-3 ADC System Architecture ...................................................................4-5
4.2.3.... Trigger & Timebase...............................................................................................4-6
Figure 4-4 Trigger & Time base Block Diagram ..................................................4-6
4.2.3.1. Trig amp.................................................................................................................4-6
4.2.3.2. TLC ........................................................................................................................4-6
4.2.3.3. TIM.........................................................................................................................4-7
4.2.3.4. Clock Generator.....................................................................................................4-7
4.2.3.5. Analogy Control voltage........................................................................................4-7
4.2.4.... DAC & Calibrator..................................................................................................4-8
Figure 4-5 Calibrator Block Diagram...................................................................4-8
4.3....... CPU Board.............................................................................................................4-9
Figure 4-6 CPU Board Block Diagram.................................................................4-9
4.3.1.... CPU........................................................................................................................4-10
4.3. 2... CPU Memory .........................................................................................................4-10
4.3. 3... NVRAM..................................................................................................................4-10
4.3. 4... Flash Memory........................................................................................................4-10
4.3. 5... Operating System..................................................................................................4-10
4.3. 6... WDP-LSI (Waveform Display Processor LSI) ......................................................4-10
4.3. 7... WDP Local Memory...............................................................................................4-11
4.3. 8... Interfaces...............................................................................................................4-11
4.3. 9... Buffer .....................................................................................................................4-11
4.4....... Mother Board.........................................................................................................4-12
4.5....... Front Panel............................................................................................................4-13
4.5.1.... Key board...............................................................................................................4-13
4.5.2.... Panel Board ...........................................................................................................4-13
4.5.2.1. Encoders.................................................................................................................4-13
4.6....... Power Supply.........................................................................................................4-15
Figure 4-7 Power Supply Block Diagram ...............................................................4-16
4.6.1.... Input Voltages........................................................................................................4-17
4.6.2.... Output Voltages.....................................................................................................4-17
4.6.3.... Basic Operation.....................................................................................................4-17
4.6.3.1. Pre-converter.........................................................................................................4-17
4.6.3.2. Main Converter .....................................................................................................4-17
4.6.4.... Connector Assignments.........................................................................................4-18
4.6.5.... Output Voltage Adjustment Range.......................................................................4-18
4.6.6.... +3.3V STBY Standby Supply Rail (Pre-Converter’s secondary output) .............4-19
4.6.7.... Over-Current Protection .......................................................................................4-19
ii Table of Contents Rev H
Page 5
4.6.8.... Over-Temperature Protection ...............................................................................4-19
4.6.9.... Over-Voltage Protection ........................................................................................4-19
Performance Verification
5.......... Performance Verification.......................................................................................5-1
5.1....... Introduction...........................................................................................................5-1
5.1.1.... List of Tested Characteristics ...............................................................................5-1
5.1.2.... Calibration Cycle...................................................................................................5-1
5.2....... Test Equipment Required .....................................................................................5-2
5.2.1.... Test Records...........................................................................................................5-2
5.3....... Turn On..................................................................................................................5-2
5.4....... Input Impedance ...................................................................................................5-3
5.4.1.... Channel Input Impedance ....................................................................................5-3
5.4.2.... External Trigger Input Impedance.......................................................................5-6
5.5....... Peak-Peak Noise Level..........................................................................................5-7
5.6 ...... DC Accuracy...........................................................................................................5-10
5.6.1.... Positive DC Accuracy ............................................................................................5-10
5.7....... Offset Accuracy......................................................................................................5-13
5.7.1.... Positive Offset Accuracy........................................................................................5-13
5.7.2.... Negative Offset Accuracy ......................................................................................5-15
5.8....... Trigger Level..........................................................................................................5-21
5.8.1.... Description.............................................................................................................5-21
5.8.2.... Channel Trigger at 0 Division Threshold.............................................................5-21
5.8.3.... Channel Trigger at +3.0 Divisions Threshold .....................................................5-23
5.8.4.... Channel Trigger at −3.0 Divisions Threshold .....................................................5-24
5.9....... Time Base Accuracy...............................................................................................5-26
5.9.1.... Description.............................................................................................................5-26
5.9.2.... Clock Verification Procedure.................................................................................5-26
Table 1: WaveJet Test Report.............................................................................................1of 8
Table 2: Impedance Test Record.........................................................................................3 of 8
Table 3: Peak to Peak Noise Test Record...........................................................................3 of 8
Table 4: DC Gain Accuracy Test Record(CH1, CH2).........................................................4 of 8
Table 5: DC Gain Accuracy Test Record(CH3, CH4).........................................................4 of 8
Table 6: Positive Offset Test Record ..................................................................................5 of 8
Table 7: Negative Offset Test Record.................................................................................5 of 8
Table 8: 10 mV/div, Bandwidth Test Record......................................................................6 of 8
Table 9: 50 mV/div, Bandwidth Test Record......................................................................6 of 8
Table 10: 100 mV/div. Bandwidth Test Record ..................................................................7 of 8
Table 11: 500 mV/div. Bandwidth Test Record..................................................................7 of 8
Table 12: Channel DC Trigger Test Record.......................................................................8 of 8
Table 13: Time Base Test Record .......................................................................................8 of 8
Maintenance
6.......... Maintenance..........................................................................................................6-1
6.1....... Introduction...........................................................................................................1
6.1.1.... Safety Precautions.................................................................................................6-1
6.1.2.... Anti-static Precautions..........................................................................................6-1
Rev H
Table of Contents iii
Page 6
6.2....... Board Exchange Procedure...................................................................................2
6.2.1.... Operation of the calibration mode ........................................................................6-2
6.2.2.... Front End & ADC UNIT .......................................................................................6-3
6.2.3.... CPU UNIT.............................................................................................................6-6
6.2.4.... POWER UNIT .......................................................................................................6-7
6.2.5.... KEY BOARD, PANEL BOARD and MOTHER BOARD......................................6-9
6.2.6.... List of value calibration ........................................................................................6-10
6.3....... Spare Parts............................................................................................................6-13
6.4....... Error indication at start up...................................................................................6-13
6.5....... Step Pulse adjustment (for 35x) ...........................................................................6-14
6.6....... Troubleshooting and Flow Charts ........................................................................6-17
6.6.1.... Introduction...........................................................................................................6-17
6.6.2.... Repair Level...........................................................................................................6-17
6.6.3.... Troubleshooting Flowchart for BOARD or UNIT ................................................6-18
6.6.4.... Power Supply Unit ................................................................................................6-20
6.6.5.... Boot up sequence ...................................................................................................6-21
6.6.6.... Inverter Board .......................................................................................................6-22
6.6.7.... Panel board............................................................................................................6-23
6.6.8.... Key Board ..............................................................................................................6-24
6.6.9.... FE Board and ADC Board.....................................................................................6-25
Mechanical Parts & Removal
7.......... Mechanical Parts & Removal................................................................................7-1
7.1....... Over All Replaceable Parts ...................................................................................7-1
7.2....... Over All Block Diagram ........................................................................................7-1
7.3....... Disassembly Flow Charts .....................................................................................7-2
STEP 1 Disassembly REAR CASE.....................................................................................7-3
STEP 2.Disassembly REAR COVER .................................................................................7-4
STEP 3.Disassembly FRONT END & ADC.......................................................................7-5
STEP 4.Disassembly CPU UNIT.......................................................................................7-6
STEP 5.Disassembly POWER BOARD .............................................................................7-7
STEP 6.Disassembly INLET..............................................................................................7-8
STEP 7.Disassembly MOTHER BOARD...........................................................................7-9
STEP 8.Disassembly FAN MOTOR ...................................................................................7-10
STEP 9.Disassembly INVERTER......................................................................................7-11
STEP 11.Disassembly LCD ................................................................................................7-13
STEP 12.Disassembly KEY BOARD .................................................................................7-14
7.4....... Assembly................................................................................................................7-16
Assembly 1 ..........................................................................................................................7-16
Assembly 2 ..........................................................................................................................7-16
Assembly 3 ..........................................................................................................................7-16
Assembly 4 ..........................................................................................................................7-17
Assembly 5 ..........................................................................................................................7-17
Assembly 7 ..........................................................................................................................7-17
Assembly 8 ..........................................................................................................................7-18
Assembly 9 ..........................................................................................................................7-18
Assembly 10 ........................................................................................................................7-18
Assembly 11 ........................................................................................................................7-18
iv Table of Contents Rev H
Page 7

1. Warranty and Product Support

It is recommended that you thoroughly inspect the contents of the oscilloscope packaging immediately upon receipt. Check all contents against the packing list/invoice copy shipped with the instrument. Unless LeCroy is notified promptly of any missing or damaged item, responsibility for its replacement cannot be accepted. Contact your nearest LeCroy Customer Service Center or national distributor immediately (see chapter 2 for contact numbers).
1.1 Warranty
LeCroy warrants its oscilloscope products for normal use and operation within specifications for a period of three years from the date of shipment. Calibration each year is recommended to ensure in-spec. performance. Spares, replacement parts and repairs are warranted for 90 days. The instrument's firmware has been thoroughly tested and is thought to be functional, but is supplied without warranty of any kind covering detailed performance. Products not made by LeCroy are covered solely by the warranty of the original equipment manufacturer.
Under the LeCroy warranty, LeCroy will repair or, at its option, replace any product returned within the warranty period to a LeCroy authorized service center. However, this will be done only if the product is determined after examination by LeCroy to be defective due to workmanship or materials, and not to have been caused by misuse, neglect or accident, or by abnormal conditions or operation.
1.2 Product Assistance
Note: This warranty replaces all other warranties, expressed or implied, including but not limited to any implied warranty of merchantability, fitness, or adequacy for any particular purpose or use. LeCroy shall not be liable for any special, incidental, or consequential damages, whether in contract or otherwise. The client will be responsible for the transportation and insurance charges for the return of products to the service facility. LeCroy will return all products under warranty with transport prepaid.
Help on installation, calibration, and the use of LeCroy equipment is available from the LeCroy Customer Service Center in your country.
1.3 Maintenance Agreements
LeCroy provides a variety of customer support services under Maintenance Agreements. Such agreements give extended warranty and allow clients to budget maintenance costs after the initial three-year warranty has expired. Other services such as installation, training, enhancements, on-site repairs and calibrations are available through special supplemental support agreements.
Read this First 1-1
Page 8
1.4 Stay i ng Up to D a t e
LeCroy is dedicated to offering state-of-the-art instruments, by continually refining and improving the performance of LeCroy products. Because of the speed with which physical modifications may be implemented, this manual and related documentation may not agree in every detail with the products they describe. For example, there might be small discrepancies in the values of components affecting pulse shape, timing or offset, and — infrequently — minor logic changes. However, be assured the scope itself is in full order and incorporates the most up-to-date circuitry. LeCroy frequently updates firmware and software during servicing to improve scope performance, free of charge during warranty. You will be kept informed of such changes, through new or revised manuals and other publications.
Nevertheless, you should retain this, the original manual, for future reference to your scope’s hardware specifications.
1.5 Service and Repair
Please return products requiring maintenance to the Customer Service Department in your country or to an authorized service facility. The customer is responsible for transportation charges to the factory, whereas all in-warranty products will be returned to you with transportation prepaid. Outside the warranty period, you will need to provide us with a purchase order number before we can repair your LeCroy product. You will be billed for parts and labor related to the repair work, and for shipping.
1.6 How to return a Product
Contact the nearest LeCroy Service Center or office to find out where to return the product. All returned products should be identified by model and serial number. You should describe the defect or failure, and provide your name and contact number. In the case of a product returned to the factory, a Return Authorization Number (RAN) should be used.
Return shipments should be made prepaid. We cannot accept COD (Cash On Delivery) or Collect Return shipments. We recommend air-freighting.
It is important that the RAN be clearly shown on the outside of the shipping package for prompt redirection to the appropriate LeCroy department.
Note: Wherever possible, please use the original shipping carton. If a substitute carton is used, it should be rigid and packed so that that the product is surrounded by a minimum of four inches or 10 cm of shock-absorbent material.
1-2 Read this First
Page 9

2. General Information

2.1 Product Assistance
Help on installation, calibration, and the use of LeCroy equipment is available from your local LeCroy office, or from LeCroy’s
Customer Care Center, 700 Chestnut Ridge Road, Chestnut Ridge,
New York 10977–6499, U.S.A., tel. (845) 578–6020
European Service Center, 4, Rue Moïse Marcinhes, Case postale 341, 1217 Meyrin 1, Geneva Switzerland, tel. (41) 22/719 21 11.
LeCroy Japan Corporation, Sasazuka Center Bldg – 6 Sasazuka, Shibuya-ku, Tokyo Japan 151-0073, tel. (81) 3 3376 9400
2.2 Installation for Safe and Efficient Operation Operating Environment
th
floor, 1-6, 2-Chome,
The oscilloscope will operate to its specifications if the environment is maintained within the following parameters:
Temperature................10 to 35 °C rated.
Humidity.......................5 t o 80 % RH ( no n -c o ndensing)
Altitude.........................2000 m (6560 ft)
The oscilloscope has been qualified to the following EN61010-1 category 2nd edition
and cUL: CAN/CSA C22.2 No61010-1-04
Safety Symbols
manual, they have the following meanings
Where these symbols or indications appear on the front or rear panels, and in this
.............................CAUTION: Refer to accompanying documents (for Safety-related
information). See elsewhere in this manual wherever the symbol is present,as indicated in the Table of Contents.
:
General Information 2-1
Page 10
.............................CAUTION: Risk of electric shock
..............................On (Supply)
........................... Off (Supply)
..............................Earth (Ground) Terminal
............................Protective Conductor Terminal
...............................Earth (Ground) Terminal on BNC Connectors
WARNING................... Denotes a hazard. If a WARNING is indicated on the instrument, do
not proceed until its conditions are understood and met.
Any use of this instrument in a
WARNING
The oscilloscope has not been designed to make direct measurements on the human
body. Users who connect a LeCroy oscilloscope directly to a person do so at their own risk.
manner not specified by the manufacturer may impair the instrument’s safety protection.
2-2 General Information
Page 11
Power Requirements
The oscilloscope operates from 90 to 264V at 47 to 63 Hz and 90 to 132 at 380 to 420 Hz. No voltage selection is required, since the instrument automatically adapts to the line voltage present.
The power supply of the oscilloscope is protected against short-circuit and overload by means of a current limiting circuit.
Maintain the ground line to avoid an electric shock. None of the current-carrying conductors may exceed 250 V rms with respect to ground
potential. The oscilloscope is provided with a three-wire electrical cord containing a three-terminal polarized plug for mains voltage and safety ground connection.
The plug's ground terminal is connected directly to the frame of the unit. For adequate protection against electrical hazard, this plug must be inserted into a mating outlet containing a safety ground contact.
Cleaning And Maintenance
Maintenance and repairs should be carried out exclusively by a LeCroy technician Cleaning should be limited to the exterior of the instrument only, using a damp, soft cloth. Do not use chemicals or abrasive elements. Under no circumstances should moisture be allowed to penetrate the oscilloscope. To avoid electric shocks, disconnect the instrument from the power supply before cleaning.
CAUTION
Risk of electrical shock: No user serviceable parts inside. Leave repair to qualified personnel.
General Information 2-3
Page 12
This page intentionally left blank
2-4 General Information
Page 13

3. Specifications

Note - All specifications apply to WJ3xx and WJ3xxA series

3.1 Vertical System Bandwidth (-3 dB @ 50 ohms):

WJ354 WJ352 WJ334 WJ332 WJ324 WJ322 WJ314 WJ312
Input Channels: 4 (WJ354/334/324/314); 2 (WJ352/332/322/312) Rise Time (typical):
WJ354 WJ352 WJ334 WJ332 WJ324 WJ322 WJ314 WJ312
Bandwidth Limiters:
WJ354 WJ352 WJ334 WJ332 WJ324 WJ322 WJ314 WJ312
500 MHz 350 MHz 200 MHz 100 MHz
750 ps
1.00 ns
1.75 ns
3.50 ns
20 MHz/100 MHz
20 MHz
Specifications 3-1
Page 14
Input Impedance:
WJ354 WJ352 WJ334
1 Mohm+/-1.5 % || 16 pF, 50
ohm +/-1.5 % WJ332 WJ324 WJ322 WJ314
1 Mohm+/-1.5 % || 20 pF WJ312
Input Coupling:
WJ354 WJ352 WJ334
GND, DC1Mohm, AC1Mohm,
DC50ohm WJ332 WJ324 WJ322 WJ314
GND, DC1Mohm, AC1Mohm WJ312
.1.1 Max Input Range:
WJ354 WJ352 WJ334 WJ332 WJ324 WJ322 WJ314 WJ312
Vertical Resolution: 8-bit Sensitivity:
WJ354 WJ352 WJ334 WJ332 WJ324 WJ322 WJ314 WJ312
+/-400 V (50 ohms)
+/-400 V
2 mV/div~10 V/div (1 Mohms), 2 mV/div~2 V/div (50 ohms)
2 mV/div~10 V/div (1 Mohms)
CAT I (1 Mohms), 5 V
pk
CAT I (1 Mohms)
pk
rms
DC Gain Accuracy: +/-(1.5 % + 0.5% of full scale) Offset Range:
Offset Accuracy: +/-(1 % + 0.5% of full scale + 1 mV)
3-2 Specifications
2 mV/div~50 mV/div +/-1 V
50.2m V/div~500m
+/-10 V V/div 502 mV/div~10 V/div +/-100 V
Page 15

3.2 Horizontal System Timebase Range:

WJ354 WJ352 WJ334 WJ332 WJ324 WJ322 WJ314 WJ312
Clock Accuracy: 10 ppm
500 ps/div - 50 s/div 1 ns/div - 50 s/div
2 ns/div - 50 s/div 5 ns/div - 50 s/div

3.3 Acquisition System

Single-shot Sampling Rate: 1 GS/s Sampling Rate -- Equivalent Time Sampling (RIS): 100 GS/s 2 Channel Max.: 2 GS/s (WJ354/352/334/332/324/322); 1 GS/s (WJ314/312) Standard Record Length: 500 kpts/Ch Standard Capture Time: up to 250 µs at 2 GS/s (WJ354/352/334/332/324/322); up to
500 µs at 1 GS/s (WJ314/312)

3.4 Acquisition Processing

Averaging: Up to 256 sweeps Peak Detect: Period of 1 ns

3.5 Trigger System

Trigger Modes: Auto, Normal, Single, Stop Trigger Types: Edge, Pulse Width, Period, Pulse Count, TV Trigger Source: Any Channel, Ext (100 mV/div), Ext/10(1 V/div), Line Trigger Slope: Positive, Negative Trigger Coupling: AC, DC, LFRej, HFRej Holdoff by Time: up to 50 s External Trigger Range: EXT: +/-0.5 V, EXT10: +/-5.0 V External Trigger Impedance: 1 Mohms +/-1.5% || 16 pF (WJ354/352/334/332) 1 Mohms +/-1.5% || 20 pF (WJ324/322/314/312)

3.6 Basic Triggers

Edge/Slope: Triggers when the signal meets the slope (positive, negative) and level
condition

3.7 SMART Triggers

Pulse Width: 15 ns to 50 s
Specifications 3-3
Page 16
Period (Interval): 40 ns to 50 s Pulse Count: Edge trigger with Holdoff between 1 and 9999 events TV Trigger: NTSC, PAL, Custom
Line: up to 3000 Field: (1, 2, 4, 8)

3.8 Documentation and Connectivity

Waveform File Data: Save waveform data to internal reference traces or USB memory
in binary, ASCII or Mathcad formats Screen Images: Save screen images to USB memory in a variety of formats with white
or black background
USB: 1 front panel mounted USB 1.1 port. Probes
1 PP006A probe per channel (WJ354/352/334/332); 1 PP010 probe per channel (WJ324/322/314/312)
Scale Factors: Automatically or manually selected depending on probe used

3.9 Display

Type: Color, 7.5" Flat Panel TFT LCD Resolution: VGA: 640 X 480 pixels Real Time Clock: Date, Hours, Minutes, Seconds displayed with Waveforms Grid Styles: YT, XY, XY Triggered Waveform Display Styles: Sample dots joined or dots only
3.10 Analog Persistence
Analog and Color-graded Persistence: Variable saturation levels Persistence Selections: Select Single or Spectrum. Persistence Aging Time: 100 ms, 200 ms, 500 ms, 1 s, 2 s, 5 s, 10 s, Infinite

3.11 Zoom

Zoom Expansion Traces: Horizontal expansion of up to 4 zoom traces in a separate
grid

3.12 Internal Waveform Memory

REF Waveforms: Store up to 5 waveforms to the internal reference memory

3.13 Setup Storage

Front Panel and Instrument Status: Store up to 5 setups to the internal memory or
save to a USB memory device for recall later
3-4 Specifications
Page 17

3.14 Math Tools

1 math trace; choose between Sum, Difference, Product, FFT (up to 8 kpts with Rectangular, Hanning, and Flat Top windows)

3.15 Measure Tools Standard Parameters:

Vertical Horizontal Other
Maximum Minimum Peak-Peak RMS Cycle RMS Mean Cycle Mean Top Base Top-Base +Overshoot
-Overshoot
Tr 20-80% Tf 80-20% Tr 10-90% Tf 90-10% Frequency Period No. of +Pulses No. of ­Pulses +Pulse Width
-Pulse Width Duty Cycle
Integral Skew Skew@Level

3.16 General

Autocalibration: 3 minutes after power-up and whenever there is a change in ambient
temperature of 5 °C
Calibrator Signal: 0.6 V +/-1 %, 1 kHz +/-0.5 % AC Power In:
90 to 264 VAC 47 to 63 Hz 90 to 132 VAC 380 to 420 Hz
Power Consumption: 75 VA max. Standby Power Consumption: 10 VA max. (90 to 264 VAC, 50/60 Hz) Physical Dimensions (HxWxD): 190 mm (7.5”) x 285 mm (11.2”) x 102 mm (4.0”)
Weight: 3.2 kg (approx.) Warranty and Service: 3-year warranty, calibration recommended yearly Optional service programs include extended warranty and calibration
services
3.17 Environmental:
Temperature (operating): 10 to 35 °C Temperature (storage): -20 to +60 °C Humidity (operating): 5 to 80% RH (non-condensing)
Specifications 3-5
Page 18
Altitude (operating): up to 2000 m
Certifications:
CE EN61326:1997 +A1:1998 +A2:2001
+A3:2003
EN61010-1:2001 UL 61010-1, 2nd edition cUL CAN/CSA C22.2 No 61010-1-04
3.18 Declaration of Conformity:
Meets intent of the European Council Directives 73/23/EEC for product safety and 89/336/EEC for electromagnetic compatibility. This declaration is based upon compliance of the WaveJet oscilloscope to the following standards:
EN 61326: 1997 +A1:1998 +A2:2001 +A3:2003 EMC requirements for electrical equipment for measurement, control, and laboratory use.
Emissions:
EN 55011: 1998+A2:2002 Radiated & Conducted Emissions (Class A) EN 61000-3-2:2000 Harmonic Current Emissions
Immunity:
EN 61000-4-2:1999 Electrostatic discharge
(±4 kV contact discharge; ±8 kV air discharge) EN 61000-4-3: 2002+A1:2003 RF Radiated Fields (3 V/m, 80 MHz to 1 GHz, 80% amplitude modulated)
EC Declaration
of Conformity
EN 61000-4-4: 2004 Electrical Fast Transient/Burst (1 kV on AC mains) EN 61000-4-5: 1995+A1:2001 Surge (1 kV differential mode, 2 kV common mode) EN 61000-4-6: 1996+A1:2001 RF Conducted Field (3 V, 150 kHz to 80 MHz, amplitude modulated with 1 kHz sine wave) EN 61000-4-11: 2004 Mains Dips and Interruptions
(100% interruption for 1 full AC cycle) EN 61010-1: 2001 Safety requirements for electrical equipment for
measurement control and laboratory use With the following limits: Installation (Overvoltage) Category II
(Line voltage in equipment and to wall outlet) Installation (Overvoltage) Category I (All mains isolated terminals)
Pollution Degree 2 Protection Class I
3-6 Specifications
Page 19

4 Theory of Operation

4.1 Block Diagram

Figure 4-1 Wavejet Block Diagram
Rev H Theory of Operation 4-1
Page 20
4.2 FE & ADC UNIT
The FE & ADC UNIT is divided into the following sections:
Front End (FE BOARD) Composed the high impedance buffer, variable gain amplifier and differential amplifiers circuit.
Analog to Digital Converter (ADC BOARD) Composed the ADC08D1000, DMC, and Memory circuit.
Trigger (FE BOARD) Composed the CH selector, coupling, TV sync and TLC circuit.
Time Base (ADC BOARD) Composed 1GHz & 200MHz clock generator by dual PLL controller and TIM circuit.
DAC & Calibrator (FE BOARD)
4.2.1 Front End
The front end processes an analog signal for ADC and trigger, consists of 1M ohms attenuators, high impedance buffer, variable gain amplifier AD8370 and ADC drive amplifiers.
The main functions of the Front end without the amplifiers are:
Operation for four channels, calibration with Software controls.
Input protection (clamp + thermal detection) and coupling (AC, DC, 1M, 50Ω).
Attenuator by 10, & by 100.
Offset control of ±1V.
Detection of over loading at 50 (WJ35x, WJ33x)
Input of signal for DC calibration.
The main functions of AD8370 and ADC drive amplifiers are:
Amplitude normalization for the ADC system: the BNC the dynamic range is 16 mV to 80V FS (full scale) and the ADC/TRIG system input is 700 mV differential.
Fine adjustment of gain and variable control.
Bandwidth limiter of 20MHz and 100MHz.
4-2 Theory of Operation Rev H
Page 21
4.2.1.1 Control
Relay control The relay of the attenuator is set by selecting the input coupling and the gain as shown in the table below.
Input coupling
Control port Relay GND 1M,DC 1M,AC 50,DC GND RL1 H L L L
1M/*50 RL5 H H H L AC/DC RL4 R S R S 1/10 RL2 S X X X 1/100 RL3 S X X X
H: high (+5V) L: low (0V) S: set for latching relay (+5V 10ms) R: reset for latching relay (-5V 10ms)
Attenuator
Control port Relay 2mV-99mV 100mV-0.99V 0.99V-10V
1/10 RL2 R S S
1/100 RL3 R R S
4.2.1.2 Divide gain
The gain ratio in each block and input range is a table below. The BNC the dynamic range is 16 mV to 80V FS (full scale) and the output is 700 mV differential (ADC input).
The fine function of Volts/div is carry out by software magnify.
Range V/div Block 2mV 5mV 10mV 20mV 50mV 100mV 200mV 500mV 1V 2V 5V 10V
ATT 1/*10 1 1 1 1 1 0.1 0.1 0.1 0.1 0.1 0.1 0.1 ATT 1/*100 1 1 1 1 1 1 1 1 0.1 0.1 0.1 0.1 AD8370 43.75 17.5 8.75 4.375 1.75 8.75 4.375 1.75 8.75 4.375 1.75 0.875 Total (ratio) 43.75 17.5 8.75 43.75 1.75 0.875 0.4375 0.175 0.0875 0.04375 0.0175 0.00875
4.2.1.3 Analog control voltage
Rev H Theory of Operation 4-3
Page 22
Circuit name Signal level Signal name
CHx_OFFSET +/-4V Offset control signal for Front End
CHx_HFADJ 0 to 4V Frequency response adjust
INT_CAL -+/- 0.3V Signal each CH commonness for calibration
Figure 4-2 Front End Block Diagrams 1
4-4 Theory of Operation Rev H
Page 23
4.2.2 Analog to Digital Converter
The analog to digital converter system performs the signal conversion to 8 bits by using ADC08D1000, Digital Memory Controller (DMC), and Synchronous Memory.
3 wire Control
CH1 ADC SIG
CH2 ADC SIG
CH3 ADC SIG
CH4 ADC SIG
3 wire Control
ADC08D1000
Dual 1GS/s
8bit ADC
Clock Gene
ADC08D1000
Dual 1GS/s
8bit ADC
CH1
Momory
500k
Dig it a l Mo mo r y
Controler
Dig it a l Mo mo r y
Controler
CH3
Momory
500k
CH2
Momory
500k
DMC
WDP
DMC
CH4
Momory
500k
Figure 4-3 ADC System Architecture
Rev H Theory of Operation 4-5
Page 24
4.2.3 Trigger & Timebase
TRIG
TRIG AM P
CLK GENE
DCLK
ADC DM C
TLC
DATA
TRIG
TIM
W A T O to C H 3
Figure 4-4 Trigger & Time base Block Diagram
W DP FE
W J35x/33x
W J32x/31x
4.2.3.1 Trig amp
The main functions of Trig amp are:
z Selecting trigger source (CH1, CH2, CH3, CH4, EXT, Line) z Setting of trigger level z Setting of trigger coupling (DC, AC, LFREJ, HFREJ) z Setting of slope (+, -) z Generates TV SYNC signal
(Composite Sync. Output, Vertical Sync. Output, and ODD/EVEN output) to the MST429A.
4-6 Theory of Operation Rev H
Page 25
4.2.3.2 TLC
TLC (Trigger Control Logic) is custom CMOS Gate Array for trigger. There is no external IC (MC100xxx) in WJ32x/31x.
The main functions of TLC are:
z Generates Actual trigger signal for Time Base. z Setting of trigger type (Edge, Pulse, Period, Pulse Count, TV) z Setting of Hold off time z Frequency Counter
4.2.3.3 TIM
TIM (Time Interval Measurement) is the circuit, which measures the time relation of Actual Trigger Signal and Sampling CLK. The main functions of TLC are:
z Generates Actual trigger signal for DMC. z Generates Gate Signal (TIMG) for DMC.
4.2.3.4 Clock Generator
Clock Generator consists of 10MHz reference oscillator, Dual PLL IC LM2330U, 2GHz VCO and 200MHz oscillator. The main functions of TLC are:
z Generates 1GHz-sampling clocks for ADC. z Start/Stop for synchronize ADC system. z Generates 200.2MHz clock for TLC.
4.2.3.5 Analog Control voltage
Circuit name Signal level Signal name
CHx TRIG LVL1 +/-4V Trigger level control signal
TIM ADJ 0/+4V TIM gain control signal
PLL ADJ 0/+4V 200MHz VCO ADJ (Normally +2V Fix)
Rev H Theory of Operation 4-7
Page 26
4.2.4 DAC & Calibrator
DAC & Calibrator consist of 16bit SCAN DAC, 8bit/12ch ADC and Calibrator. The main functions of the DAC & Calibrator are:
Generates Analog Control voltage for FE and ADC.
Generates internal calibration signal.
Generates CALOUT signal for probe.
3wire Control bus
Referenc e
+4V
Internal calibration signal to CH1-4,EXT
~ +/-12mV
1/10
8bit /12ch
DAC
16bit /8ch
SCAN DAC
1/1 1/5
1/20
+/-3V +/-0.3V
Analog control Voltage 0 to +4V
Analog control Voltage +/-4V
CALOUT 1kHz 0.6V
SW
Figure 4-5 Calibrator Block Diagram
4-8 Theory of Operation Rev H
Page 27

4.3 CPU Board

CPU board controls the following main functions:
- Sensing Panel and Key event and control LEDs of Panel.
- Control the user Interface (Menu Control, Message Control etc.)
- Control the Front End Board and ADC Board.
Control USB Interface (Host and Device).
- Control the WDP-LSI (Waveform Display Processor).
- Control the Remote Interface.
Figure 4-6 CPU Board Block Diagram
Rev H Theory of Operation 4-9
Page 28
4.3.1 CPU
The WaveJet processor is the Renesas 32-Bit RISC Microcomputer SH7727.
4.3. 2 CPU Memory
The CPU memory is connected to CPU via CPU address and data bus. The
memory’s configuration is 16Mbytes, consisting of 1 piece of 4M x 32bit SDRAM.
4.3. 3 NVRAM
NVRAM (Non Volatile RAM) is backed up by a lithium battery. The memory’s
configuration is 128kbytes, consisting of 1 piece of 128K x 8bit SRAM. This is used for current panel setup, panel setup for Save/Recall and Reference waveform data.
4.3. 4 Flash Memory
The flash memory is stored the firmware, font data, and adjustment data for ADC
board and Front-End board.
4.3. 5 Operating System
The system uses MiSPO, NORTi Ver.4 as the operating system. The operating
system is compliant with µITRON specifications. The µITRON specification is now a de facto standard in the Japanese embedded industry.
4.3. 6 WDP-LSI (Waveform Display Processor LSI)
The main function of WDP-LSI is that it displays the acquired waveform to LCD
without CPU accessing. So, WaveJet‘s acquisition system has a high waveform capture rates. The WDP-LSI is implemented with a Xilinx FPGA and has the following features.
The LSI reads the acquisition data from up to 4-acquisition control LSIs (ASIC
having the same I/F as DMC1G: hereafter referred to as the new DMC-LSI) via ACQ local bus, and performs waveform processing and display control.
The LSI is applicable to VGA (640 × 480 pixels) –TFT color LCD. The LSI is capable of displaying waveform frequency and persistence
waveform in 16 gradations at the maximum.
The LSI is capable of performing various acquisition processing functions such
as normal, peak detection, average, equivalent sample, and equivalent sample/average while controlling the new DMC-LSI.
Rolling display is allowed with the LSI within the low sweep speed range (50
ms/div. or higher).
4-10 Theory of Operation Rev H
Page 29
Inversion, addition, subtraction, and multiplication can be performed with the
math function of the LSI. The waveform display calculated by the CPU is supported.
The interpolation processing setting of the LSI can be selected from linear (LIN),
Sin (x)/x (SIN), or none (dot).
A desired waveform can be selected and displayed from up to 1000 waveforms
obtained in the past with the LSI (history function).
The LSI is provided with the deskew function that corrects the skew between
channels for the acquisition data. The math waveforms can be calculated and displayed based on the acquisition data obtained after deskewing.
Gradation display is allowed in the X-Y mode. The LSI with a built-in pulse width counter for measuring the phase difference
between the ADC output clock and the trigger signals is capable of displaying waveforms, eliminating skew.
Various timing signals to be output to the LCD can be controlled based on the
setting of the internal register of the LSI.
4.3. 7 WDP Local Memory
The WDP local memory is connected to WDP-LSI via WDPs local bus. The
memory’s configuration is 16Mbytes, consisting of 1 piece of 4M x 32bit SDRAM. The memory is used for waveform buffers, display memory and so on.
4.3. 8 Interfaces
The interface on CPU board has USB (Universal Serial Bus) interface which
includes device and host function.
4.3. 9 Buffer
The CPU local buses are buffered CPU address bus and CPU data bus. These
local buses are used for accessing other board, which connected with Motherboard.
Rev H Theory of Operation 4-11
Page 30

4.4 Mother Board

The main function of this board is connecting with other boars and module. These connected boards and module are the following:
- CPU Board.
- Front panel.
- LCD module.
- Inverter module.
- Power board.
- Interface board (Optional).
Figure 4-** Mother Board Block Diagram
4-12 Theory of Operation Rev H
Page 31

4.5 Front Panel

The front panel consists of two assemblies, the panel board and the keyboard assembly.
Figure 4-11 Front Panel Block Diagram
4.5.1 Keyboard
The front panel assembly consists of the panel board PCB, the panel board metal, the elastomeric keypad and the keyboard PCB. The keyboard PCB connects to the panel board assembly, which is connected to the motherboard by CPU local bus. The keyboard has the LED’s, which illuminate some of the front panel buttons, and has trace patterns, which act as switches when the elastomeric keypad shorts the traces together in response to a key press.
4.5.2 Panel Board
Panel board consists of rotary encoder function and control logic (CPLD). The main processor on CPU board reads the encoder status and the front panel key status.
4.5.2.1 Encoders
The panel board contains all of the rotary encoders. All encoders have a push switch. The encoders contain two switches but they are not potentiometers. The software can determine the direction and speed the encoder is turning based on the order and frequency of make and break connections of these internal switches. Note: The
encoders on the new WJ3xxA series are a different type, do not mix them with the non-A type.
Rev H Theory of Operation 4-13
Page 32
4-14 Theory of Operation Rev H
Page 33

4.6 Power Supply

Do not touch any electric parts inside the power supplies during operation as the primary side of the power unit has many high voltage portions to ground.
Power Supply Unit comprises of INLET BOARD and MAIN BOARD.
The INLET BOARD includes Inlet, Fuses and EMI Filters.
The MAIN BOARD includes Pre-converter (Power Factor Correction) and Flyback Converter (off line).
The Pre-converter has secondary output, internal Bias Supply Circuits. The Flyback Converter has multi-outputs with liner regulators.
Cooling
The power supply is cooled via forced airflow through its own enclosure. This airflow is provided by a dedicated fan that is integrated into the power supply enclosure. The direction of airflow is as follows: The fan will EXHAUST air FROM the unit.
Rev H Theory of Operation 4-15
Page 34
Inlet Board
CNAC1
CN1
EMI Filter
Mult-Output Flyback Converter
PFC
LDO
Internal Bias Voltage
Main Board
Feed Back
LDO
LDO
LDO
LDO
LDO
LDO
LDO
+5V
+5V_USB
+12V
-12V
-5V
+12V_Fan
+3.3V
+2.5V
Remort ON
+3.3(SB)
Figure 4-7 Power Supply Block Diagram
4-16 Theory of Operation Rev H
Page 35
4.6.1 Input Voltages
The power supply supports a wide ranges of inputs, 90-132 V AC (45-65Hz, 360­440Hz) and 90-264V AC (45-65Hz) are allowed.
4.6.2 Output Voltages
The power supply makes several output voltages:
Table-1
Output Voltage Regulation Min.Load Typ.Load Max.Load
+12V ±5% 0A 0.25A 0.5A
+5V ±2% 0.65A 0.8A 1A
+3.3V ±5% 2.6A 4.6A 6.6A
+2.5V ±5% 0.2A 1.2A 2.2A
-5V ±2% 0.35A 0.6A 0.8A
-12V ±5% 0A 0.25A 0.5A
+5V USB ±5% 0.1A 0.3A 0.5A
+12V FAN ±10% 0.4A 0.8A 1.3A
+3.3V STBY ±5% 0A 0A 0.03A
4.6.3 Basic Operation
The power supply comprises of 2 converters and 8 Linear Regulator (LDO) and has 9 outputs
4.6.3.1 Pre-converter
Pre-converter operates as Power Factor Correction (PFC) circuit. It uses a Critical Mode Boost Converter topology switching and using MosFETs as the primary switches. The primary output of the PFC Converter is regulated to 385VDC.
The secondary output of the PFC Converter is about 4.0V. The output is regulated to
3.3VDC by LDO, and supplies as internal Bias voltage. Whenever AC power Input, the pre-converter runs.
4.6.3.2 Main Converter
Rev H Theory of Operation 4-17
Page 36
The converter is multi-output Fly Back topology, is switching at approximately 130KHz. The 3.3V output is used feed back. All outputs except the 3.3V output are regulated
using a linear regulator (LDO).
4.6.4 Connector Assignments
The power supply connectors are arranged as follows:
4.6.5 Output Voltage Adjustment Range
Reference Function PIN NO. Assign CNAC1 INPUT 1 AC
2 GND 3AC
CN1 INPUT 1 AC
2AC
CN2 OUTPUT 1 +2.5V
2 +3.3V 3 +3.3V 4 +5V USB 5 +12V 6 +5V 7 -5V 8 GND 9 GND
10 GND
CN3 OUTPUT 1 LINE SIGNAL
2 +3.3V STBY 3 +5V USB 4 +3.3V 5 GND 6 GND 7 GND 8 +2.5V
9 +12V 10 -12V 11 ON/OFF 12 +12V FAN 13 (to CN4-2) 14 (to CN4-1)
CN4 OUTPUT 1 (to CN3-14)
2 (to CN3-13)
3 GND
4 +12V FAN
The +3.3V, +5V and –5V Output, each output voltage has an adjustment range of the nominal voltage as specified in the table-1. Turning adjustment potentiometers clockwise increases the absolute value of output voltages.
4-18 Theory of Operation Rev H
Page 37
4.6.6 +3.3V STBY Standby Supply Rail (Pre-Converter’s secondary output)
The +3.3V STBY is a standby supply output that is active whenever the AC power is present. It provides a power source for the processor standby circuits and fly back converter circuit for power on.
The +3.3V STBY output is capable of delivering up to 0.03A continuously with the fan not operating.
4.6.7 Over-Current Protection
All outputs are protected against damage due to overloads or short circuits. Each output has independent current limiting, but any other outputs except +3.3V Output
will not cause to shut down (That is, the power supply becomes off). The +3.3V over current circuitry is latch type. Whenever Over-Current protection occurs,
all Outputs shut down or primary switching control is Hicup mode to protect Circuitry damage. You must restart the power supplies by removing AC Line for a few minutes and remove the cause of the over-current condition.
4.6.8 Over-Temperature Protection
The power supply will shut down before any damage occurs from over-temperature. This is true independent of the cause of the over-temperature condition (i.e. blocked power supply cooling fan, excessive ambient temperature, etc.)
When the power supplies restart, the power supply must remove AC Line for a few minutes and remove the cause of the over-temperature condition.
4.6.9 Over-Voltage Protection
The 3.3V output has an over-voltage protection. If the output voltage becomes more than about 120% of the nominal Voltage values, all outputs are shut down. When the power supplies restart, the power supply must remove AC Line for a few minutes and remove the cause of the over-Voltage condition.
Rev H Theory of Operation 4-19
Page 38
This page intentionally left blank
4-20 Theory of Operation Rev H
Page 39

5. Performance Verification

5.1 Introduction

This chapter contains procedures suitable for determining if the WaveJet series Digital Storage Oscilloscope performs correctly and as warranted. They check all the characteristics listed in subsection 5.1.1.
This manual performance verification procedure can be followed to establish a traceable calibration. It is the calibrating entities’ responsibility to ensure that all laboratory standards used to perform this procedure are operating within their specifications and traceable to required standards if a traceable calibration certificate is to be issued for the WaveJet3xxx/A series Digital Storage Oscilloscope.
5.1.1 List of Tested Characteristics
This subsection lists the characteristics that are tested in terms of quantifiable performance limits.
Input Impedance
Peak to Peak noise level (not required for traceable calibration)
Positive and Negative DC Gain accuracy
Positive and Negative Offset
Bandwidth
Trigger accuracy (not required for traceable calibration)
Time base accuracy
Time interval accuracy (Optional)
5.1.2 Calibration Cycle
The WaveJet series Digital Storage Oscilloscope requires periodic verification of performance. Under normal use (2,000 hours of use per year) and environmental conditions, this instruments calibration cycle is 12 months.
Rev. H Performance Verification 5-1
Page 40

5.2 Test Equipment Required

These procedures use external, traceable signal generators, DC precision power supply and digital multi-meter, to directly check specifications.
Instrument Specifications Recommended Signal Generator
Radio Frequency Signal Generator Audio Frequency
Frequency : .5 MHz to 1 GHz Frequency Accuracy : 1 PPM Frequency : 0 to 5 kHz Amplitude : 8 V peak to peak
HP 8648B or C, Fluke 9500, Fluke 5820A HP 33120A or equivalent opt. 001 required for time
interval test. Voltage Generator DC Power Supply
Range of 0 to 20 V, in steps of no more than 15 mV
Fluke 5820A, Fluke 9500
Datel DVC8500 or
equivalent Power Meter +
Accuracy ±1 %
Sensor Digital Multimeter Volt & Ohm Coaxial Cable, 5 ns Coaxial Cable, 5 ns 2 Attenuators, 20 dB Terminator T adapter
Table 5-1 : Test Equipment
Voltmeter Accuracy : 0.1 % Ohmmeter Accuracy : 0.1 %
50, SMA, length 100 cm, 50, BNC, length 100 cm, 50, BNC, 1 % accuracy 50, BNC, 1 % accuracy 50, BNC T adapter
HP437B + 8482A or
equivalent
Keithley 2000 or equivalent
5.2.1 Test Records
The last pages of this chapter contain the WaveJet series test records in the format of tables. Keep them as masters and use a photocopy for each calibration.

5.3 Turn On

If you are not familiar with operating the WaveJet, refer to the operator's manual. Switch on the power using the power switch. Wait for about 20 minutes for the scope to reach a stable operating
temperature:
To provide for quicker setup of the scope for each test, a CD containing panel
setups has been included with this manual. These files must be copied to a USB memory device in a directory named “SETUP”. Detailed set up information is contained in the text if a USB device is not available.
5-2 Performance Verification Rev. H
Page 41

5.4 Input Impedance

DC 1MΩ ±1.5% DC 50Ω ±1.5% AC 1.2MΩ ±1.5% at 2mV to 50mV/div AC 1.0MΩ ±1.5% at 100mV to 10V/div
Specifications
The impedance values for 1M and 50 coupling are measured with a high
precision digital multimeter. The DMM is connected to the DSO in 4 wire
configuration (input and sense), allowing for accurate measurements. Check that
the DMM used is measuring the 1 M
in a lower range some readings may not be within specifications.
inputs in at least a 3 MΩ range. If tested
5.4.1 Channel Input Impedance a. DC 1M
Recall STUP0000 or configure the DSO :
Panel Setups : Recall FROM DEFAULT SETUP Channels Trace ON Channel 1, Channel 2, Channel 3 & Channel 4 Input Coupling : DC 1Mon all 4 Channels Input gain : 100 mV/div. on all 4 Channels Time base : 200 ηsec/div Trigger mode : Auto
Set the DMM to 4 wire measurement mode connecting Ohms and Ohms sense.
Rev. H Performance Verification 5-3
Page 42
Connect DMM to Channel 1.
Measure the input impedance and record it in Table 2, and compare it to the
limits. Repeat the above test for all input channels. Recall STUP0001 or set Input gain to 1.00 V/div on all 4 Channels Repeat the test for all input channels.
Record the measurements in Table 2, and compare the test results to the limits in
the test record.
c. 50 Ω input (WJ35x and WJ33x only)
Recall STUP3500 or configure the DSO :
Panel Setups : Recall FROM DEFAULT SETUP Channels Trace ON Channel 1, Channel 2, Channel 3 & Channel 4 Input Coupling : 50on all 4 Channels Input gain : 100 mV/div. on all 4 Channels Time base : 200 ηsec/div. Trigger mode : Auto
Measure the input impedance and record it in Table 2, and compare it to the
limits. Repeat the above test for all input channels.
d. AC 1M
Recall STUP0002 or configure the DSO :
Panel Setups : Recall FROM DEFAULT SETUP Channels Trace ON Channel 1, Channel 2, Channel 3 & Channel 4 Input Coupling : AC 1Mon all 4 Channels Input gain : 100 mV/div. on all 4 Channels Time base : 200 ηsec/div. Trigger mode : Auto
Set the DMM to 4 wire measurement mode connecting Ohms and Ohms sense. Connect DMM to Channel 1.
5-4 Performance Verification Rev. H
Page 43
Measure the input impedance.
Record the measurements in Table 2, and compare the test results to the limits in the test record.
Repeat the above test for all input channels. Recall STUP0003 or configure the DSO : Panel Setups : Recall FROM DEFAULT SETUP
Channels Trace ON Channel 1, Channel 2, Channel 3 & Channel 4 Input Coupling : AC 1Mon all 4 Channels Input gain : 10 mV/div. on all 4 Channels Time base : 200 ηsec/div. Trigger mode : Auto
Set the DMM to 4 wire measurement mode connecting Ohms and Ohms sense.
Connect DMM to Channel 1.
Measure the input impedance.
Record the measurements in Table 2, and compare the test results to the limits in the test record.
Repeat the above test for all input channels.
Rev. H Performance Verification 5-5
Page 44
5.4.2 External Trigger Input Impedance a. Ext DC 1M Input Impedance
Recall STUP0004 or configure the DSO: Select Setup trigger Trigger on : EXT
Impedance : DC 1M
Connect the DMM to External, and measure the input impedance.
Record the input impedance in Table 2, and compare the result to the limit in the
test record. Recall STUP0005 or Set Trigger Source to Ext/10. Repeat the test for all input channels. Record the measurements in Table 2, and compare the test results to the
limits in the test record.
5-6 Performance Verification Rev. H
Page 45
5.5 Peak-Peak Noise Level (not required for traceable calibration)
Description
Noise tests with open inputs are executed on all channels with 1M input coupling, 0 mV offset, at a gain setting of 2 mV/div and 10 mV/div. The scope parameters functions are used to measure the Peak to Peak amplitude of the noise.
Specifications
1.8 mV Peak-Peak at 2 mV/div.
4.0 mV Peak-Peak at 10 mV/div. With no signal connected to the inputs
 Recall STUP0006 or configure the DSO: Panel Setups : Recall FROM DEFAULT SETUP
Channels Trace ON Channel 1, Channel 2, Channel 3 & Channel 4 Input Coupling : DC 1M Ω on all 4 Channels Input gain : 2 mV/div. on all 4 Channels Input offset : 0.0 mV on all 4 Channels Trigger setup : Edge Trigger on : CH1 Trigger Mode : Auto Time base : 1 µsec/div.
Sample rate 1GS Max Memory Length 10k points Press : Measure Min/Max On
Measure No : A, B, C, D Measure Source : CH1, CH2, CH3, CH4 Measure Item : Peak to Peak
Record the four max Peak-Peak parameter values in Table 3, and compare
the test results to the limits in the test record.
Rev. H Performance Verification 5-7
Page 46
Press Stop.
Recall STUP0007 or set Input gain to 10 mV/div. on all 4 Channels Record the measurements (max Peak-Peak of 1,2,3,4) in Table 3, and compare
the results to the limits in the test record.
5-8 Performance Verification Rev. H
Page 47

5.6 DC Gain Accuracy

Specification
±1.5 % of reading + 0.5% of FS
Description
This test measures the DC Gain Accuracy within the gain range specified. It requires a DC source with a voltage range of 0 V to 20 V adjustable in steps of no more than 1 mV, and a calibrated DMM that can measure voltage to 0.1 %. Measurements are made using voltage values applied by the external voltage reference source, measured by the DMM, and in the oscilloscope using the measurement parameters. For each known input voltage the delta value over 6 divisions is applied. The mean value is measured and the full 6 division tolerance is used as the limit.
Procedure
Recall STUP0008 or configure the DSO: Panel Setups : Recall FROM DEFAULT SETUP
Channels Trace ON Channel 1, Channel 2, Channel 3 & Channel 4 Input Coupling : DC 1M (see Table 4) on all 4 Ch Input offset : 0.0 mV on all 4 Channels Input gain : from 2mV/div to 10V/div . (see Table 4) Bandwidth 20MHz
1 Averaging : 16 sweeps 2 Averaging : 16 sweeps 3 Averaging : 16 sweeps 4 Averaging : 16 sweeps
Trigger : Edge Trigger Trigger on : Each channel Mode : Auto Time base : 1 µsec/div. Measure setup : Mean
Connect the test equipment as shown in Figure 5-2.
Figure 5-2: DC Accuracy Equipment Setup
Rev. H Performance Verification 5-9
Page 48
5.6.1
For each DSO Volts/div, set the output of the external DC voltage reference source as shown in Table 4, column PS output.
1) Connect the DMM and record the voltage reading in Table 4, column DMM.
2) Press the delay knob to reset the acquisition
3) Read off the DSO Mean Measure Item, and Record the measurement in Table
4. For each DC voltage applied to the DSO input, repeat parts 1), 2) and 3). Calculate the Difference ( ) by subtracting the DMM voltage reading from the
DSO Mean voltage reading. Record the test result in Table 4, and compare the Difference ( ) to the corresponding limit in the test record.
Repeat step 5.6.1 for the other channels, substituting channel controls and Input
connector, enter data into table 5.
5-10 Performance Verification Rev. H
Page 49

5.7 Offset Accuracy

Specifications ±(1.0% of offset +0.5% of FS + 1 mV)
Description
The offset test is done at 10 mV/div, with a signal of ±1.0000 Volt cancelled by an offset of the opposite polarity.
5.7.1 Positive Offset Accuracy
Procedure
Recall STUP0009 or configure the DSO: Panel Setups : Recall FROM DEFAULT SETUP
Channels Trace ON Channel 1, Channel 2, Channel 3 & Channel 4 Input Coupling : DC 1M on all 4 Channels Input gain : 10mV/div on all 4 Channels Input offset : +1.0000 Volt on all 4 Channels
1 Averaging : 16 sweeps 2 Averaging : 16 sweeps 3 Averaging : 16 sweeps 4 Averaging : 16 sweeps
Trigger setup : Edge Trigger on : Line Mode : Auto Time base : 1 µsec/div.
Set the Channel Offset on all 4 Channels to +1.000 V. Connect the test equipment as shown in Figure 5-2.
Set the output of the external DC voltage reference source until the DMM
measures 1.0000 Volt.
1) Connect the DMM and record the voltage reading in Table 6, column DMM.
2) Press the delay knob to reset the acquisition
3) Read off the DSO Mean parameter voltage, and record the measurement in Table 6, column Max.
Repeat the test for the other channels, substituting channel controls and input
connector. Record the measurements in Table 6.
Press the delay knob to reset the acquisition after each channel change.
Rev. H Performance Verification 5-11
Page 50
Calculate the Difference ( ) by subtracting the DMM voltage reading from the
DSO Mean voltage reading.
Record the test result in Table 6, and compare the Difference ( ) to the
corresponding limit in the test record.
5-12 Performance Verification Rev. H
Page 51
5.7.2 Negative Offset Accuracy
Procedure
Recall STUP0010 or configure the DSO as shown in 5.8.1 and for each channel
make the following change:
 Set the Channel Offset on all 4 Channels to -1.000 V.
 Connect the test equipment as shown in Figure 5-2.  Set the output of the external DC voltage reference source until the DMM
measures +1.0000 Volt.
1) Connect the DMM and record the voltage reading in Table 7, column DMM.
2) Press delay knob to re-set the avg. sweeps.
3) Read off the DSO Maximum parameter voltage, and record the measurement in Table 7, column Mean.
Repeat the test for the other channels, substituting channel controls and input
connector. Record the measurements in Table 7, press delay knob to re-set the avg. sweeps after each channel.
Calculate the Difference ( ) by subtracting the DMM voltage reading from the DSO Maximum voltage reading. Record the test result in Table 7, and compare the Difference ( ) to the corresponding limit in the test record.
Rev. H Performance Verification 5-13
Page 52

5.8 Bandwidth

5.8.1 Description
The purpose of this test is to ensure that the entire system has a bandwidth of at least 500 MHz for a WaveJet 35x, 350 MHz for a WaveJet 33x and 200 MHz for a WaveJet 32x and 100 MHz for a WaveJet 31x. An external source is used as the reference to provide a signal where amplitude and frequency are well controlled. The amplitude of the generator and cable as a function of frequency and power is calibrated using a HP437B power meter with the HP8482A sensor or equivalent. Note: If a leveled generator is used then the corrections needed by using the power meter may not be necessary.
WaveJet 35x 50 : DC to at least 500 MHz (-3 dB)
WaveJet 33x 50 : DC to at least 350 MHz (-3 dB)
WaveJet 32x 50 terminated EXT: DC to at least 200 MHz (-3 dB)
WaveJet 31x 50 terminated EXT: DC to at least 100 MHz (-3 dB)
Specifications
5-14 Performance Verification Rev. H
Page 53
Recall STUP0011 for 32x, 31x and STUP3510 for 35x, 33x or configure the DSO:
Channels Trace ON Channel 1 Input Coupling : DC on all 4 Channels WaveJet 35x, WaveJet 33x; Internal. 50 WaveJet 32x, WaveJet 31x ; DC 1M, terminated by external 50 Input gain : 10 mV/div on all 4 Channels Input offset : 0 mV on all 4 Channels Trigger setup : Edge Trigger on : Ch1- 4 Mode : Auto Time base : 50 nsec/div. Equiv. sampling : ON Record length : 10K samples minimum Measure Item : Peak-Peak of CH1, CH2, CH3, CH4
Panel Setups : Recall FROM DEFAULT SETUP
 Connect the HP8482A power sensor to the power meter.
Zero and calibrate the HP8482A power sensor following the manufactures
instructions.
Connect a BNC adapter to the HP8482A power sensor.
Connect a 50Ω SMA cable to the RF output of the signal generator and then
through the necessary adapters to the power sensor. It is very important that the same cable/generator be used throughout this BW procedure and that the SMA connectors are torqued at all their mating locations.
Figure 5-3 : Power Meter Equipment Setup
 Set the generator frequency to 10 MHz
Rev. H Performance Verification 5-15
 Set the generator amplitude to measure 9 µW on the power meter.  Read the displayed generator output amplitude, and record it in the third
column of the appropriate table.
Page 54
Repeat for each channel at 10MHz, recording the results in appropriate table. Perform the above measurement setting the 3db point for the model under test,
100.1, 200.1, 350.1 or 500.1 MHz. Set the measured power to the level listed in the appropriate table. Record the generator output amplitude readout in the third column of appropriate table.
Repeat the above measurement for each channel recording the results in the
appropriate table.
 Disconnect the signal generator RF output from the power sensor.
Connect the RF output of the signal generator through the same cable that was
calibrated in the previous step into Channel 1.
Figure 5-4 : 50 Bandwidth Equipment Setup
Set the generator frequency to 10 MHz. From the generator, apply the 10 MHz recorded generator signal amplitude to
channel 1.
Measure the value of Peak-Peak(A) in the appropriate table.
5-16 Performance Verification Rev. H
Page 55
       
Set the scopes time base to 5ns/div. Increase the frequency of the generator to
the maximum input frequency for the model under test. Adjust the generator amplitude recorded in column three for this frequency so that the power remains constant. Measure the Peak-Peak(A) and record this value in the appropriate table.
Rev. H Performance Verification 5-17
Page 56
 Repeat the above steps for Channel 2, Channel 3, and Channel 4 substituting
channel controls, trigger settings and input connector. Record these measurements in the appropriate table.
 Calculate the ratio to 10 MHz for each channel,
Peak-Peak500.1/ Peak-Peak10 (for WaveJet 35X) Peak-Peak350.1/ Peak-Peak10 (for WaveJet 33X) Peak-Peak200.1/ Peak-Peak10 (for WaveJet 32X) Peak-Peak100.1/ Peak-Peak10 (for WaveJet 31X) and compare the results to the limits in the test record.
 Repeat the above steps for a V/div setting of 20mV and 1v recording your results
in Tables 8, 9 and 10. Use the power setting shown in the results tables.
5-18 Performance Verification Rev. H
Page 57
5.8 Trigger Level (not required for traceable calibration)
Specifications
+/- (5% of Trigger signal level + 30% of sensitivity)
5.8.1 Description
The trigger capabilities are tested for several cases of the standard edge trigger:
Channel (internal), and External Trigger sources Three DC levels: 3, 0, +3 major screen divisions Positive and negative slopes
5.8.2 Channel Trigger at 0 Division Threshold
Recall STUP0012 or configure the DSO:
Channels Trace ON Channel 1, Channel 2, Channel 3 & Channel 4 Input Coupling : DC 1 M on all 4 Channels Input gain : 100 mV/div. on all 4 Channels Input offset : 0 mV on all 4 Channels (use show status to verify)
Trigger setup : Edge Trigger on : CH1 Slope : Pos Mode : Auto Set Trigger level : DC 0.0 mV Pre-Trigger Delay : 0.0000 s
Time base : 5usec/div. 1 Pre-Processing: Averaging 16 sweeps 2 Pre-Processing: Averaging 16 sweeps 3 Pre-Processing: Averaging 16 sweeps 4 Pre-Processing: Averaging 16 sweeps Measure : Off
Set the output of the sine wave generator to 50 kHz. Connect the output of the generator to Channel 1 through a 50 Ohm coaxial cable
Panel Setups : Recall FROM DEFAULT SETUP
as shown in Figure 5-5 and adjust the sine wave output amplitude to get 90% of
full scale.
Rev. H Performance Verification 5-19
Page 58
Figure 5-5 Channel Trigger Equipment Setup
 Set the TRIGGER LEVEL to 0.00V.
Set the Cursors to “value at Cursor” and Cursor position to t=0.0000s by rotating
ADJUST knob.
Press the delay knob to reset the acquisition. Record in Table 11 the level readout displayed.
Example in the case above: Record in the line of (Trigger Level –0, Trigger Slope­Pos) of Table 10 to 4.956mV.
Compare the test results to the corresponding limit in the test record.
5-20 Performance Verification Rev. H
Page 59
Set Trigger Slope 1 : Neg Record in Table 10 the level readout displayed. Set trigger to channels 2, 3 and 4 for both POS and NEG slope, move input
signal to appropriate channel and compare the test results to the corresponding limit in the test record. Press the delay knob to reset the acquisition before
taking a new reading.
5.8.3 Channel Trigger at +3.0 Divisions Threshold
Recall STUP0013 or configure the DSO as shown in 5.10.2 and for each Channel
make the following change :
Trigger slope : POS Connect the output of the generator to Channel 1 through a 50 Ohm coaxial
cable.
Set Trigger level : DC +300 mV
Rev. H Performance Verification 5-21
Page 60
Record in Table 10 the level readout displayed. Example in the case above: Record in the line of (Trigger Level +300, Trigger
Slope- Pos) of Table 10 to 315.9.
Compare the test results to the corresponding limit in the test record.
 Set Trigger Slope 1 : Neg
Record in Table 10 the level readout displayed. Set trigger to channels 2, 3 and 4 and for both POS and NEG slope move input
signal to appropriate channel and compare the test results to the corresponding limit in the test record.
5.8.4 Channel Trigger at 3.0 Divisions Threshold
Recall STUP0014 or configure the DSO as shown in 5.10.2 and for each channel
make the following change :
 Connect the output of the generator to Channel 1 through a 50 Ohm coaxial cable. Press the delay knob to reset the acquisition.
Set Trigger level : DC 300 mV
5-22 Performance Verification Rev. H
Page 61
 Record in Table 10 the level readout displayed. Example in the case above: Record in the line of (Trigger Level -300, Trigger
Slope- Pos) of Table 10 to -305.4mV.
Compare the test results to the corresponding limit in the test record. Set Trigger Slope 1 : Neg Press the delay knob to reset the acquisition. Record in Table 10 the level readout displayed.
Set trigger to channels 2, 3 and 4 and for both POS and NEG slope move input
signal to appropriate channel and compare the test results to the corresponding limit in the test record.
Press the delay knob to reset the acquisition before taking a new reading.
Rev. H Performance Verification 5-23
Page 62

5.9 Time Base Accuracy

5.9.1 Description
An external sine wave generator of 10.0 MHz with frequency accuracy better than 1 PPM is used.
Specifications
Clock: accuracy: 10 PPM
5.9.2 Clock Verification Procedure
Recall STUP0015 or configure the DSO
Panel Setups : Recall FROM DEFAULT SETUP
Channels trace ON Channel 1 Input gain : .1 V/div. Input offset : 0 mV Trigger setup : Edge TimeBase : 20ns/div Trigger on : CH1 Slope 1 : Pos
Level 1 : 0 mV Trigger mode : Auto
Delay : 0.0000 s Connect the RF output of the signal generator through a 50 Ohm
coaxial cable into Channel 1. Set the generator frequency to 10.0 MHz. Adjust the generator output amplitude to get 6 divisions peak to peak.
Adjust the OFFSET to 0.00 V. Adjust TRIGGER LEVEL so the positive edge is located in the center.  Recall panel STUP0016 or set the scope to the setting below.
Set time/div to 5ns for WJ31x, 2ns for WJ32x, 1ns for WJ33x and WJ35x.
Set DELAY to –1.0000 ms at the 1ms/div range.
Set time/div to 5ns for WJ31x, 2ns for WJ32x, 1ns for WJ33x and WJ35x.
5-24 Performance Verification Rev. H
Page 63
Check to make sure that the positive edge is located within ±8 ns from the center
of the scale. (1 ppm = 1 ns)
Read of the time between the center of the scale and the cross point and record
the value in Table 12.
The clock of accuracy is 2ppm in the figure above.
Rev. H Performance Verification 5-25
Page 64
6.0 Time Interval Accuracy (optional test)
6.0.1 Description
An external function generator with frequency accuracy better than 0.5 PPM is required. The function generator may require an external 10MHz reference to meet the accuracy spec. The 33120A option 001 has this capability. The generator output is set to square wave function with a frequency of 1 MHz (a period of 1000ns) and peak-to-peak amplitude of 750mV (95% of full scale)
Specifications: Time interval accuracy: ((10ppm * period)+1000ps) + Risetime/20 + 3.5ps
The 1000ps is added due to readout resolution accuracy. Recall STUP0017 or configure the DSO
Panel Setups : Recall FROM DEFAULT SETUP
Channels trace ON Channel 1 WaveJet 35x, WaveJet 33x; Internal. 50
WaveJet 32x, WaveJet 31x ; DC 1M, terminated by external 50 Input gain : .1 V/div. Input offset : 0 mV Trigger setup : Edge TimeBase : 200ns/div (equ. sample off) Trigger on : CH1 Slope 1 : Pos
Level 1 : 0 mV Trigger mode : Auto
Delay : 0.0000 s Connect the function generator through a 50 Ohm coaxial cable into Channel 1. Set the generator function to square wave Set the generator frequency to 1 MHz.
Adjust the generator output amplitude to get 7.5 divisions (95% of FS)  Read the period parameter A, express value in units of ps of time, and record the
value in the second column in table 13. i.e. 1000.0ns = 1000000 ps
Read the risetime parameter B, express value in units of ps of time, and record
the value in seventh column in table 13, divide this value by 20.
In the fifth column, enter the CLK accuracy of the scope, 10ppm x period
+1000ps due to readout resolution.
5-26 Performance Verification Rev. H
Page 65
In the third column, enter the difference between the second and first column. In the fourth column, enter (plus or minus) the square root of the sum of the
square of the values entered in columns 5, 6 and 8. Note that this represents (plus or minus) the r.s.s. of time accuracy components t
, t2 and t3
1
Verify that the time interval error in the third column is less than the time interval
accuracy limits of the fourth column.
Rev. H Performance Verification 5-27
Page 66
This page intentionally left blank
5-28 Performance Verification Rev. H
Page 67

6. Maintenance

6.1 Introduction

This chapter contains information necessary to board exchange, calibrate and troubleshoot the LeCroy WaveJet 3xxx and WJ3xxA series. The main difference between the two series is the black case and new encoders used by the “A” model. The new “A” model also require a minimum of v5.06 SW, the scope ID values are also different. See new ID values on page 6-6.
6.1.1 Safety Precautions
The symbol used in this manual indicates dangers that could result in personal injury.
The damage the instrument.
Do not perform any servicing other than contained in service instructions. Refer to procedures prior to performing any service.
the power OFF, disconnect the power cord and discharge all capacitors before disassembling the instrument.
symbol used in this manual identifies conditions or practices that could
The following servicing instructions are for use by qualified personnel only.
Exercise extreme safety when testing high energy power circuits. Always turn
6.1.2 Anti-static Precautions
Any static charge that builds on your person or clothing may be sufficient to
destroy CMOS components, integrated circuits, Gate array’s..........etc.
In order to avoid possible damage, the usual precautions against static electricity are required.
Handle the boards in anti-static boxes or containers with foam specially designed to prevent static build-up.
Ground yourself with a suitable wrist strap.
Disassemble the instrument at a properly grounded work station equipped with
anti-static mat.
Rev. H Maintenance 6-1
Page 68
When handling the boards, do not touch the pins.
Stock the boards in anti-static bags.
6-2 Maintenance Rev. H
Page 69

6.2 Board Exchange Procedure

See chapter 7 for mechanical replaceable parts. See chapter 6.5 Troubleshooting.
6.2.1 Operation of the calibration mode
Enter to the calibration mode
1. Turning the power on while holding down the F1 and F4 keys at the same time.
F1 F2 F3 F4
2. Check the calibration mode by the UTILITIES menu.
Ordinal mode Calibration mode Calibration Item
Rev. H Maintenance 6-3
Page 70
Press the front panel UTILITIES button.
Select Item and Adjust Value
F1
Select Item and Value
ADJUST FINE/COARSE -- This dual-function knob, select Item no. 1 to 163, is used to dial values into data entry fields
with F1 or F2
F2
button.
Press the knob to toggle between fine grain and coarse grain adjustments.
Fine Coarse
6.2.2 FE & ADC UNIT
FE & ADC UNIT
of the WaveJet can not save the calibration data. This data is saved to the CPU Board. If the FE & ADC UNIT is exchanged, the calibration data supplied with
make note of the SN code in item 4, see step 4.
FE & ADC UNIT must be recalled. Before removing the ADC/FE
Procedure
STEP 1
Exchange the FE & ADC UNIT. See Chapter 7 Removal
STEP 2
Enter to the calibration mode 6.2.1 Operation of the calibration mode
6-4 Maintenance Rev. H
Page 71
STEP 3
Recall the Calibration data from USB Memory port in the front of the scope. Press UTILITIES button Press F3 button, “Calibration”. Press F4 button, “Recall cal. from USB Memory”.
Save the calibration data, Item No. 1 to 163 values, to the CPU UNIT.
Display “Recalled CALIB. CAL” at the under the screen
The file name is CALIB.CAL and must follow this path, “ \\CAL\CALIB.CAL”.
STEP 4
Set the four last digits of the serial number of the repaired WaveJet by selecting the calibration menu "No. 4 Serial No". See note below. For the WJ3xx series this number is the (s/n – 21092), for a S/N of 22404 the code to enter is 1312. For the WJ3xxA series the number to enter is (s/n – 19639).
The manufacturer's 4 digit serial number is on a label pasted to the inside of the REAR COVER. This number is not the scope serial number.
STEP 5
Machine name setup, Set the machine name by selecting the calibration menu "SYSTEM ID".
After setting it, check to make sure that the machine name is correct by selecting as follows: Utilities > Status Update > Status.
SYSTEM ID Model
0 NU 1 WJ354 2 WJ334 3 WJ324 4 WJ314 5 WJ352 6 WJ332 7 WJ322 8 WJ312
Rev. H Maintenance 6-5
Page 72
WJ3xxA system ID numbers:
SYSTEM ID Model
0 NU 11 WJ354A 12 WJ334A 13 WJ324A 14 WJ314A 15 WJ352A 16 WJ332A 17 WJ322A 18 WJ312A
STEP 6
Adjustment of internal reference voltage (center value)
Adjustment specifications 0±0.1mV Method of adjustment Select the calibration menu item "CAL REF BAL". Measure the output from the CALOUT terminal by the
DMM. Adjust the value to 0V by rotating ADJUST button.
STEP 7
Adjustment of internal reference voltage (+3V reference value)
Adjustment specifications ±0.05% (+2.9985V to +3.0015V)
Method of adjustment Select the calibration menu item "CAL REF GAIN". Measure the output from the CALOUT terminal by the
DMM and adjust the value to +3V by rotating ADJUST button.
6-6 Maintenance Rev. H
Page 73
STEP 8
Execute “self calibration”.
Auto adjustment Items of the list of value calibration is calibrated. Press “save value to FlashROM” to update the changed settings.
Rev. H Maintenance 6-7
Page 74

6.2.3 CPU UNIT

CPU UNIT is defective:
1. Save the calibration data from CPU UNIT to USB memory device if you can acquire the calibration data.
2. If you are unable to save the calibration data from the CPU UNIT
Return both assemblies(CPU & FE/ACQ.) to the factory . A floppy disk will be returned with the new CALIB file. Follow instructions for FE/ADC replacement.
Procedure
STEP 1
Exchange the CPU UNIT. See Chapter 7 Removal
STEP 2
Enter to the calibration mode See 6.2.1 Operation of the calibration mode
STEP 3
Recall the Calibration data from USB Memory port in the front of the scope. Press UTILITIES button Press F3 button, “Calibration”. Press F4 button, “Recall cal. from USB Memory”.
Save the calibration data, Item No. 1 to 163 values, to the CPU UNIT.
Display “Recalled CALIB. CAL” at the under the screen
6-8 Maintenance Rev. H
Page 75

6.2.4 POWER UNIT

............................. CAUTION: Risk of electric shock
Procedure
STEP 1
Exchange the POWER UNIT. See Chapter 7 Removal
STEP 2
Enter to the calibration mode 6.2.1 Operation of the calibration mode
STEP 3
Adjustment of the internal reference voltage (center value) Adjustment specifications 0±0.1mV
Method of adjustment Select the calibration menu item "CAL REF BAL". Measure the output from the CALOUT terminal by the
DMM. Adjust the value to 0V by rotating ADJUST button.
STEP 4
Adjustment of internal reference voltage (+3V reference value)
Adjustment specifications ±0.05% (+2.9985V to +3.0015V)
Method of adjustment Select the calibration menu item "CAL REF GAIN". Measure the output from the CALOUT terminal by the
DMM and adjust the value to +3V.
STEP 5
Execute “self calibration”.
Rev. H Maintenance 6-9
Page 76
Auto adjustment Items of the list of value calibration is calibrated.
Measure the power supply voltages as shown in the table below. If any are found to be outside of their specifications, POWER UNIT may be exchanged.
The locations of parts are referring to Layouts in Chapter 7. The following table lists the nominal, min and max voltages for the outputs from the main
power supply. Verify them at the locations listed.
ADC Board
Output voltage Point of measurement
+2.5 V 29J4#1 +3.3 V 29J4#2 and 3
+12 V 29J4#5
+5 V 29J4#6
-5 V 29J4#7
Measure each voltage by the DMM with the default settings.
6.2.5 KEY BOARD, PANEL BOARD and MOTHER BOARD
6-10 Maintenance Rev. H
Page 77
Procedure
STEP 1
Exchange the KEY BOARD, PANEL BOARD and MOTHER BOARD. See Chapter 7 Removal
STEP 2
Enter to the calibration mode 6.2.1 Operation of the calibration mode
STEP 3
From the Calibration mode select Test
Next select Production Test. Select On. A picture of the front panel will appear on the screen Press each button in turn, each push knob and turn each knob in both directions, they will
change color to gray. Continue until all buttons and knobs have been tested, the total should indicate that all needed
items were pressed or turned. .
RETURN/CLEAR: Panel Test End
Rev. H Maintenance 6-11
Page 78
6.2.6 List of value calibration
N o . M enu wording Data file wording D e fault Ad justme n t
No. 001 MFG .YEAR M FG _YEAR 2005 Fixed No. 002 MFG .MONTH MFG_MO N TH 1 Fixed No. 003 MFG .FACTORY MFG_FACTOR Y 6 Fixed N o . 004 S ERIAL No. SER IAL_ NU M 1 Manual No. 005 SYSTEM ID SYSTEM_ID 1 M anual No. 006 LANGUAGE MODE LANGUAGE MODE 0 Fixed N o . 007 O PTION ID OP T ION _ID 0 Fixed No. 008 CONTRAST CONTRAST 0 Fixed No. 009 CAL R EF GA IN REF_G A IN 25000 Manual No. 010 CAL REF BAL REF_BAL 0 Manual No. 011 PLL ADJ P LL_AD J 127 Fixed N o . 012 T IM G A I N TIM_GA IN 12 7 Manual No. 013 TRG SKEW TRG_SKEW -600 M anual No. 014 TRG SKEW ILV TRG_SKEW_ILV -600 M anual No. 015 TRG SR C CH 1 SKEW TRG_SRC_CH1_SKEW 0 No. 016 TRG SR C CH 2 SKEW TRG_SRC_CH2_SKEW 0 M anual No. 017 TRG SR C CH 3 SKEW TRG_SRC_CH3_SKEW 0 M anual No. 018 TRG SR C CH 4 SKEW TRG_SRC_CH4_SKEW 0 M anual No. 019 TRG SR C EXT SKEW TRG _SRC_EXT_SKEW 0 No. 020 TRG EVEN T SKEW TRG_EVENT_SKEW 700 M anual No. 021 TRG Pulse SKEW TRG_PULSE_SKEW -50 M anual No. 022 TRG Period SKEW TRG_PERIOD_SKEW 0 M anual No. 023 CH1 DMC ADC CLK DLY CH1_DMC_ADC_CLK_DLY 12 M anual No. 024 CH2 DMC ADC CLK DLY CH2_DMC_ADC_CLK_DLY 12 No. 025 CH3 DMC ADC CLK DLY CH3_DMC_ADC_CLK_DLY 12 M anual No. 026 CH4 DMC ADC CLK DLY CH4_DMC_ADC_CLK_DLY 12 M anual No. 027 CH1& 2 D M C M E M C LK DLY CH12_D M C _M E M _CL K_D LY 0 Manual No. 028 CH3& 4 D M C M E M C LK DLY CH34_D M C _M E M _CL K_D LY 0 No. 029 CH3 DMC WDIS CH3_DMC_W DIS 1 M anual No. 030 CH3 DMC WDIG CH3_DMC_WDIG 5 Manual No. 031 CH4 DMC WDQS CH4_DMC_W DQS 1 M anual No. 032 CH4 DMC WDQG CH4_DMC_WDQG 5 Manual No. 033 DMC TDLG DMC_TDLG 5 Manual No. 034 CH1 2mV PRE GA IN CH1_2M V _P RE G AIN 110 Auto No. 035 CH1 5mV PRE GA IN CH1_5M V _P RE G AIN 44 Auto No. 036 CH1 10mV PRE GA IN CH1_10MV _P RE G AIN 22 Auto No. 037 CH1 20mV PRE GA IN CH1_20MV _P RE G AIN 78 Auto No. 038 CH1 50mV PRE GA IN CH1_50MV _P RE G AIN 32 Auto No. 039 CH1 10V PR E GA IN CH 1_10V _PR E GA IN 16 A uto No. 040 CH2 2mV PRE GA IN CH2_2M V _P RE G AIN 110 Auto No. 041 CH2 5mV PRE GA IN CH2_5M V _P RE G AIN 44 Auto No. 042 CH2 10mV PRE GA IN CH2_10MV _P RE G AIN 22 Auto No. 043 CH2 20mV PRE GA IN CH2_20MV _P RE G AIN 78 Auto No. 044 CH2 50mV PRE GA IN CH2_50MV _P RE G AIN 32 Auto No. 045 CH2 10V PR E GA IN CH 2_10V _PR E GA IN 16 A uto No. 046 CH3 2mV PRE GA IN CH3_2M V _P RE G AIN 110 Auto No. 047 CH3 5mV PRE GA IN CH3_5M V _P RE G AIN 44 Auto No. 048 CH3 10mV PRE GA IN CH3_10MV _P RE G AIN 22 Auto No. 049 CH3 20mV PRE GA IN CH3_20MV _P RE G AIN 78 Auto No. 050 CH3 50mV PRE GA IN CH3_50MV _P RE G AIN 32 Auto No. 051 CH3 10V PR E GA IN CH 3_10V _PR E GA IN 16 A uto No. 052 CH4 2mV PRE GA IN CH4_2M V _P RE G AIN 110 Auto No. 053 CH4 5mV PRE GA IN CH4_5M V _P RE G AIN 44 Auto No. 054 CH4 10mV PRE GA IN CH4_10MV _P RE G AIN 22 Auto No. 055 CH4 20mV PRE GA IN CH4_20MV _P RE G AIN 78 Auto
Manual
Manual
Manual
Manual
6-12 Maintenance Rev. H
Page 79
R
R
No . Menu wording Data file word ing Default Adjustm e nt
No. 056 CH4 50m V P R E G A IN CH4_50MV_PR E GA IN 32 Auto No. 057 CH4 10V PR E G A IN CH 4_10V _P R E GA IN 16 Auto No. 058 CH1 2m V A D C F S CH1_2MV_ADC _FS 255 Auto No. 059 CH1 5m V A D C F S CH1_5MV_ADC _FS 255 Auto No. 060 CH1 10m V A D C F S C H 1_10M V _A D C _FS 255 Auto No. 061 CH1 20m V A D C F S C H 1_20M V _A D C _FS 255 Auto No. 062 CH1 50m V A D C F S C H 1_50M V _A D C _FS 255 Auto No. 063 CH1 10V AD C F S CH1_10V_ AD C_FS 255 Auto No. 064 CH2 2m V A D C F S CH2_2MV_ADC _FS 255 Auto No. 065 CH2 5m V A D C F S CH2_5MV_ADC _FS 255 Auto No. 066 CH2 10m V A D C F S C H 2_10M V _A D C _FS 255 Auto No. 067 CH2 20m V A D C F S C H 2_20M V _A D C _FS 255 Auto No. 068 CH2 50m V A D C F S C H 2_50M V _A D C _FS 255 Auto No. 069 CH2 10V AD C F S CH2_10V_ AD C_FS 255 Auto No. 070 CH3 2m V A D C F S CH3_2MV_ADC _FS 255 Auto No. 071 CH3 5m V A D C F S CH3_5MV_ADC _FS 255 Auto No. 072 CH3 10m V A D C F S C H 3_10M V _A D C _FS 255 Auto No. 073 CH3 20m V A D C F S C H 3_20M V _A D C _FS 255 Auto No. 074 CH3 50m V A D C F S C H 3_50M V _A D C _FS 255 Auto No. 075 CH3 10V AD C F S CH3_10V_ AD C_FS 255 Auto No. 076 CH4 2m V A D C F S CH4_2MV_ADC _FS 255 Auto No. 077 CH4 5m V A D C F S CH4_5MV_ADC _FS 255 Auto No. 078 CH4 10m V A D C F S C H 4_10M V _A D C _FS 255 Auto No. 079 CH4 20m V A D C F S C H 4_20M V _A D C _FS 255 Auto No. 080 CH4 50m V A D C F S C H 4_50M V _A D C _FS 255 Auto No. 081 CH4 10V AD C F S CH4_10V_ AD C_FS 255 Auto No. 082 CH1 ADC ITLV OFSBAL CH1_ADC_ITLV_OFSBAL 0 Auto No. 083 CH2 ADC ITLV OFSBAL CH2_ADC_ITLV_OFSBAL 0 Auto No. 084 CH3 ADC ITLV OFSBAL CH3_ADC_ITLV_OFSBAL 0 Auto No. 085 CH4 ADC ITLV OFSBAL CH4_ADC_ITLV_OFSBAL 0 Auto No. 086 CH1 ADC ITLV FS CH1_ADC_ITLV_FS 255 Auto No. 087 CH2 ADC ITLV FS CH2_ADC_ITLV_FS 255 Auto No. 088 CH3 ADC ITLV FS CH3_ADC_ITLV_FS 255 Auto No. 089 CH4 ADC ITLV FS CH4_ADC_ITLV_FS 255 Auto No. 090 CH1 ADC ITLV DLY COARSE CH1_ADC_ITLV_DLY_COA No. 091 CH1 ADC ITLV DLY FINE CH1_ADC_ITLV_DLY_FINE 0 Fixed No. 092 CH3 ADC ITLV DLY COARSE CH3_ADC_ITLV_DLY_COA No. 093 CH3 ADC ITLV DLY FINE CH3_ADC_ITLV_DLY_FINE 0 Fixed No. 094 CH1 2m V H F C H 1_2M V _H F 60 Fixed No. 095 CH1 10m V H F C H 1_10M V_HF 200 Manua l No. 096 CH2 2m V H F C H 2_2M V _H F 60 Fixed No. 097 CH2 10m V H F C H 2_10M V_HF 200 Manua l No. 098 CH3 2m V H F C H 3_2M V _H F 60 Fixed No. 099 CH3 10m V H F C H 3_10M V_HF 200 Manua l No. 100 CH4 2m V H F C H 4_2M V _H F 60 Fixed No. 101 CH4 10m V H F C H 4_10M V_HF 200 Manua l No. 102 CH1 2mV OFSBAL CH1_2MV_OFSBAL 0 Auto No. 103 CH1 5mV OFSBAL CH1_5MV_OFSBAL 0 Auto No. 104 CH1 10mV OFSBAL CH1_10MV_OFSBAL 0 Auto No. 105 CH1 20mV OFSBAL CH1_20MV_OFSBAL 0 Auto No. 106 CH1 50mV OFSBAL CH1_50MV_OFSBAL 0 Auto No. 107 CH1 10V OFSBAL CH1_10V_O FSBAL 0 Auto No. 108 CH2 2mV OFSBAL CH2_2MV_OFSBAL 0 Auto No. 109 CH2 5mV OFSBAL CH2_5MV_OFSBAL 0 Auto No. 110 CH2 10mV OFSBAL CH2_10MV_OFSBAL 0 Auto
0 M anual 0 M anual
Rev. H Maintenance 6-13
Page 80
g
g
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
No. Menu wordin
No. 111 CH2 20mV OFSBAL CH2_20MV_OFSBAL 0Auto No. 112 CH2 50mV OFSBAL CH2_50MV_OFSBAL 0 No. 113 CH2 10V OFSBAL CH2_10V_OFSBAL 0 No. 114 CH3 2mV OFSBAL C H3_2M V_OF SBAL 0 No. 115 CH3 5mV OFSBAL C H3_5M V_OF SBAL 0 No. 116 CH3 10mV OFSBAL CH3_10MV_OFSBAL 0 No. 117 CH3 20mV OFSBAL CH3_20MV_OFSBAL 0 No. 118 CH3 50mV OFSBAL CH3_50MV_OFSBAL 0 No. 119 CH3 10V OFSBAL CH3_10V_OFSBAL 0 No. 120 CH4 2mV OFSBAL C H4_2M V_OF SBAL 0 No. 121 CH4 5mV OFSBAL C H4_5M V_OF SBAL 0 No. 122 CH4 10mV OFSBAL CH4_10MV_OFSBAL 0 No. 123 CH4 20mV OFSBAL CH4_20MV_OFSBAL 0 No. 124 CH4 50mV OFSBAL CH4_50MV_OFSBAL 0 No. 125 CH4 10V OFSBAL CH4_10V_OFSBAL 0 No. 126 CH1 Offset GAIN CH1_OFFS E T_G AIN 25000 No. 127 CH2 Offset GAIN CH2_OFFS E T_G AIN 25000 No. 128 CH3 Offset GAIN CH3_OFFS E T_G AIN 25000 No. 129 CH4 Offset GAIN CH4_OFFS E T_G AIN 25000 No. 130 TRG CH1 DC BAL TRG_CH1_DC_BAL 0 No. 131 TRG CH2 DC BAL TRG_CH2_DC_BAL 0 No. 132 TRG CH3 DC BAL TRG_CH3_DC_BAL 0 No. 133 TRG CH4 DC BAL TRG_CH4_DC_BAL 0 No. 134 TRG EXT DC BAL TRG_EXT_DC_BAL 0 No. 135 TRG AC BAL TRG_AC_BAL 0 No. 136 TRG -BAL TRG_NEG_BAL 0 No. 137 TRG CH 1 G A IN TRG_CH1_GA IN 25000 No. 138 TRG CH 2 G A IN TRG_CH2_GA IN 25000 No. 139 TRG CH 3 G A IN TRG_CH3_GA IN 25000 No. 140 TRG CH 4 G A IN TRG_CH4_GA IN 25000 No. 141 TRG EXT G A IN TRG _EXT _G A IN 25000 No. 142 CH1 OV ER LO A D R E F CH1_OVLD _R E F 500 Manual No. 143 CH2 OV ER LO A D R E F CH2_OVLD _R E F 500 Manual No. 144 CH3 OV ER LO A D R E F CH3_OVLD _R E F 500 Manual No. 145 CH4 OV ER LO A D R E F CH4_OVLD _R E F 500 Manual No. 146 INVERTER SAVE1 REF INVERTER_SAVE1 120 Fixed No. 147 INVERTER SAVE2 REF INVERTER_SAVE2 200 Fixed No. 148 CH2 OU T B A L C H 2_O U T_ BA L 0 Manual No. 149 CH-A PROBE OFS CHA_PROBE_OFS 0 Fixed No. 150 CH-B PROBE OFS CHB_PROBE_OFS 0 Fixed No. 151 INTEN GRAD1 INTEN_GRAD1 31 Fixed No. 152 INTEN GRAD2 INTEN_GRAD2 31 Fixed No. 153 INTEN OFS INTEN_OFS 31 Fixed No. 154 PER INTEN GRAD PER_INTEN_GRAD 15 Fixed No. 155 No. 156 COMP INTEN GRAD COMP_INTEN_GRAD 3 Fixed No. 157 COMP INTEN AMP GRAD COMP_INTEN_AMP_GRAD 3 Fixed No. 158 COMP INTEN AMP OFFSET COMP_INTEN_AMP_OFS 4 Fixed No. 159 PILE TRACE PILE_TRACE 2 Fixed No . 160 S IN INTERPOLATE SIN 1 Fixed No. 161 Init on Next Boot INIT_ON_NE XTB O OT 0 Fixed No. 162 DMC D ebug M ode DMC_DEB U G _M O D E 0 Fixed No. 163 W D P D ebug M ode WD P _D E B U G_MODE 0 Fixed
TTACK GRAD
Da ta file wordin
TTACK_GRAD 4 Fixed
Default Adjustment
uto uto uto uto uto uto uto uto uto uto uto uto uto uto uto uto uto uto uto uto uto uto uto uto uto uto uto uto uto uto
6-14 Maintenance Rev. H
Page 81

6.3 Spare Parts

LeCroy P/N Assembly Performance
Tests
IW211858093 IW211858091 IW211858092 IW211858090
WJ354/334 FE/ADC UNIT WJ324/314 FE/ADC UNIT Chapter 5
WJ352/332 FE/ADC UNIT Chapter 5 WJ322/312 FE/ADC UNIT Chapter 5
Chapter 5
IWWDS100531 WJxxx Processor\ CPU UNIT Chapter 5 IWWDS080711 WJxxx POWER UNIT None IWWDS400131 WJxxx KEY UNIT None IWWDS400121 WJxxx PANEL UNIT None IWWDS100541 WJxxx MOTHER UNIT None
See chapter 7 for mechanical replaceable parts.
6.4 Error indication at startup
If an error has occurred at startup, the corresponding LED indication appears as shown in the table below, and see 6.5
Troubleshooting.
Error
LED indication Error description
code
1 SINGLE/STOP lit up Flash ROM device type recognition error 2 NORMAL lit up Board model option type recognition error 3 SONGLE/STOP & NORMAL lit up Device initialization error 4 AUTO lit up System error (OS initialization error) 5 AUTO & SINGLE/STOP lit up System error (task/object initialization error) 6 AUTO & NORMAL lit up System error (key interrupt handler registration
error)
7 AUTO & NORMAL &
SINGLE/STOP lit up 8 REF lit up System error (OS system startup error) 9 REF & SINGLE/STOP lit up WDP-LSI FPGA configuration error
10 REF & NORMAL lit up WDP-LSI initialization error 11 REF & NORMAL & SINGLE/STOP
lit up
12 REF & AUTO lit up Acquisition memory access error
System error (timer interrupt startup error)
DMC-LSI initialization error
Rev. H Maintenance 6-15
Page 82
6.5 Step Pulse adjustment for 35x and 33x
The purpose of this adjustment is to ensure that WJ35x FE UNIT for repair has the specifications both Bandwidth and Overshoot.
Adjustment Locations Front End Board (holes for adjustment)
Adjustment specifications DC50 10mV/div, 20mV/div Overshoot/other distortions are
9% or less for WJ35x and 7% or less for WJ33x.
Settings Reference waveform PSPL TD-1107B + 12dB ATT
(10mV/div)
PSPL TD-1107B + 6dB ATT (20mV/div)
Time/div 2 ns/div, EQU ON, Max Memory Length 10k points Input Coupling DC 50
Connection
Overshoot (Rise-time)
Bandwidth
Method of adjustment Adjust the waveform in the 10mV/div and 20mV/div ranges.
6-16 Maintenance Rev. H
Page 83
(1) Set value to +60 in the Item “No.94 CH1 2mV HF” of
the calibration mode.
(2) In the 20mV/div range, connect the TD1107B through
6dB ATT. (3) Adjust the overshoot with 2C35 within 9%. (4) Set the calibrated Sine Wave Generator to 120mV and
500.1MHz for WJ35x and 300.1MHz for WJ33x.
(5) In the 20mV/div range, connect the calibrated Sine
Wave Generator through 50-ohm coaxial cable. (6) Check the amplitude within 4.7 to 5.2/div with 2C35. (7) Repeat step(2) to step(6) and Bandwidth and
Overshoot are correctly supplied.
Adjustment trimmer (on the FE board)
CH1 CH2 CH3 CH4 20mV/div 2C35 3C35 4C35 5C35 1V/div 2R55 3R55
4R55 5R55
(8) In the 10mV/div range, adjust the overshoot with Item
“No.95 CH1 10mV HF".
10mV/div CHx 10mV HF 60 to 255 20mV/div CHx 2mV HF Shall be fixed at 60
Calibration Mode
Value
Rev. H Maintenance 6-17
Page 84
(9) Check the amplitude from 4.7 to 5.2/div in the 10mV/div
ranges.
(10) Adjust the CH2 through CH4 in the same manner.
6-18 Maintenance Rev. H
Page 85
6.6 Troubleshooting and Flow Charts

6.6.1 Introduction

The troubleshooting information contained in this chapter is intended for use
by qualified personnel having a basic understanding of electronics (analog and digital). In order to simplify servicing and minimize downtime, the following list of
possible symptoms, likely causes, and troubleshooting steps have been prepared. The first step in troubleshooting is to check for obvious items like blown fuses. The power supply is the next item to check before proceeding to more detailed
troubleshooting, since noise or low power supply voltages can cause a variety of
digital and analog problems.
Updating the System Software
System software updates are downloaded through the USB memory port in the front of the scope.
1. Insert the USB memory device containing the
software update in a folder called \firmware into the USB port at the front of the scope.
2. Press the front panel UTILITIES button.
3. From page 2/3 of the “Utilities” menu, select
Status & Update, then Update.
4. Select OK from the “Update” menu; software
download begins. The Replay LED on the front panel flashes while download is in progress.
When finished the update, the message “Update completed. Please reboot Scope” is displayed.
Never turn off the power while updating the System Software.
CAUTION
Never remove the USB device.

6.6.2 Repair Level

Most procedures in this chapter will allow troubleshooting down to the
LEVEL.
Defective circuit boards will be repaired or exchanged by the regional LeCroy service office or the local representative.
Rev. H Maintenance 6-19
BOARD
Page 86

6.6.3 Troubleshooting Flowchart for BOARD or UNIT

START
P
OWER SWITCH ON
P
ERFORM THE POWER SUPPLY
IS
FAN RUNNING
NO
?
U
NIT TROUBELSHOOTING
PROCEDURE
IN CHAPTER
6.5.4.
YES
DO
THE
LED
AND BEEP
FLASH
ON
?
NO
IS
THE
"LEC
YES
D
OES
WHEN
NOBS TURN
YES
D
OES
WHEN
PUSH
ROY
LOGO DISPLAYED
THE SYSTEM
RESPOND
THE
THE SYSTEM
RESPOND
BOTTON
P
ERFORM THE BOOT UP
S
EQUENCE
T
D
S
"
?
YES
P
ERFORM THE INVERTER BOARD
NO
T
ROUBLESHOOTING PROCEDURE
P
NO
ERFORM THE PANEL BOARD
T
ROUBLESHOOTING PROCEDURE
?
P
N
ERFORM THE KEY BOARDS
O
T
ROUBLESHOOTING PROCEDURE
?
OES THE
F
LASHING
LEDS
ARE
"REF"
AND
"ALT" ?
CHAPTER 6.5.6.
IN
IN
CHAPTER 6.5.7.
IN
CHAPTER 6.5.8.
NO
YES
ROUBLESHOOTING
P
ROCEDURE IN
CHAPTER
6.5.5
E
XCHANGE THE CABLES
CPU
BETWEEN
ADC
BOARD AND
BOARD
.
YES
P
IS F
ORFORMANCE
CORRECT
YES
END
ERFORM THE
B
?
NO
OARDS TROUBLESHOOTING
IN
FE
AND
P
ROCEDURE
CHAPTER 6.5.9.
ADC
S
6-20 Maintenance Rev. H
Page 87

6.6.4 Power Supply Unit

S
TART
ARE
FUSES OPEN
N
AC P
OWER INPUT
THE
?
O
Y
ES
R
EPLACE THE INLET
B
OARD
S
EE IN CHAPTER
.
6.2.4.
D
OES STANDBY
VOLTAGE
R
EMOTE
SECONDARY
V
OLTAGES OUTPUT
OUTPUT
Y
ES
ON
INPUT
ARE A
(3.3V)
LL
?
Y
ES
E
ND
?
SIGNAL
R
EPLACE THE POWER
N
O
S
N
O
S
B
OARD
.
EE IN CHAPTER
R
EPLACE THE POWER
B
OARD
EE IN CHAPTER
6.2.4.
.
6.2.4.
Rev. H Maintenance 6-21
Page 88
Procedure 1: Fuses Check
The power supply has a surge voltage protection circuit. If AC LINE exceed specified high input voltage, the varistor protects a surge voltage and any fuse may be opened.
When fuses are open, the varistor may be damaged, so replace the Inlet Board.
Procedure 2: Check Standby voltage (3.3V)
The power supply has standby output (3.3Vstandby). When ac-power is inputted, the power supply outputs 3.3V standby(internal bias Voltage) at
CN3 pin 2.
Procedure 3: Check ON/OFF signal
The power supply has a remote switch When CN3 pin 11 is connected to GND, all voltages are not supplied.
6-22 Maintenance Rev. H
Page 89

6.6.5 Boot up sequence

START
DO THE LEDS
FLASH
AND BEEP
?
ON
END
NO
REPLACE CPU BOARD
SEE IN CHAPTER 6.2.3/6.5.3
YES
Rev. H Maintenance 6-23
Page 90

6.6.6 Inverter Board

S
TART
IS
THE
"LEC
LOGO DISPLAYED
YES
ROY
REPLACE INVERTER BOARD
"
?
NO
TROUBLESHOOTING
PROCEDURE IN 6.5.3.
IS
THE
"LECOY"
LOGO DISPLAYED
?
NO
E
XCHANGE THE
C
ABLE BETWEEN
I
NVERTER
B
OARD AND POWER
B
OARD
YES
END
6-24 Maintenance Rev. H
Page 91

6.6.7 Panel board

S
TART
D
OES
S
THE
RESPOND
THE
D
OES THE SYSTEM
RESPONSE
THE
YSTEM
WHEN
NOBS TURN
YES
WHEN
KNOBS TURN
R
NO
?
YES
NO
?
EPLACE PANEL BOARD
IN
SEE
SEE
CHAPTER
D
OES
S
THE
RESPOND
NOBS TURN
THE
R
EPLACE MOTHER
B
OARD
IN
CHAPTER
YSTEM
WHEN
6.2.5
?
6.2.5
D
OES THE SYSTEM
YES
E
ND
YES
RESPONSE
KNOBS TURN
THE
E
XCHANGE THE
C
ABLE BETWEEN
P
ANEL BOARD AND
M
OTHER BOARD
NO
WHEN
?
.
Rev. H Maintenance 6-25
Page 92

6.6.8 Key Board

S
TART
D
OES THE SYTEM
RESPONSD
WHEN
THE BOTTON PUSH
R
NO
?
EPLACE KEY BOARD
SEE
IN
CHAPTER
D
OES THE SYTEM
RESPONSD
WHEN
THE BOTTON PUSH
6.2.5
R
ECHECK POWER
NO
?
SUPPLY
,
CPU UNIT
PANEL BOARD
,
YES
E
ND
E
XCHANGE THE
C
ABLE BETWEEN KEY
B
OARD AND PANEL
B
OARD
6-26 Maintenance Rev. H
Page 93
6.6.9 FE Board and ADC Board
S
TART
IS T
IMEBASE
A
CCURACY
P
ROBLEM
NO
IS V
ERTICAL
A
CCURACY
P
ROBLEM
NO
?
?
YES
YES
R
EPLACE
SEE
R
EPLACE
SEE
IN
IN
ADC B
CHAPTER
FE B
CHAPTER
OARD
6.2.2
OARD
6.2.2
END
Rev. H Maintenance 6-27
Page 94
This page intentionally left blank
6-28 Maintenance
Page 95
Mechanical Parts & R
l

7 Mechanical Parts & Removal

7.1 Over All Replaceable Parts

Item Fig. No Part Number Name Description
1 KHB202511 FFC-40P-L60-P0.5 3 2 KHB202611 FFC-40P-L100-P0.5 1 3 KHB202811 POWER-INVERTER CABLE UL-I 1 4 KHB203611 POWER-ADC CABLE UL-I 1 5 KHB203711 POWER-MOTHER CABLE UL-I 1 6 DMT620711 109P0612H727 CABLE 150MM 1 7 KHB194411 FFC-33P-L100-P0.5 Flat Cable 1
emova

7.2 Over All Block Diagram

Mechanical Part& Removal 7-1
Page 96

7.3 Disassembly Flow Charts

Note: Power is always present on the CPU motherboard and inside the Power Supply whenever the power cord is plugged into a power source. Remove the power cord from the instrument before removing or inserting any connectors to the CPU motherboard. Extreme caution should be taken in protecting the LCD face from damage (e.g. scratch marks.) when handling, in particular when inserting or
moving from the instrument. re
START
S TEP 1
REAR CASE
STEP 2
REAR COVER
S
TEP 3
FRONT END Assembly
S
TEP 4
CPU Assembly
S
TEP 5
POWER BOARD
STEP 6
INLET
STEP 7
MOTHER BOARD
STEP 8
FAN MOTOR
STEP 9
INVERTER
STEP 10
SUB PANEL
7-2 Mechanical Parts & Removal
Page 97
STEP 1 Disassembly REAR CASE
Remove the four KB (+) 3X8S (NIP) and KB (+) 3X16S (NIP) screws on the rear case. REAR CASE Replaceable Parts
Item Fig. No Part Number Description Quantity
1 MKB130082 KB (+) 3X8S(NIP) 4 2 MKB130162 KB (+) 3X16S(NIP) 4 3 4 5 KRA259011 WJ ( ) NAME LABEL 1 5 KRA276211 WJ 354A NAME LABEL 1 6 6 7 DCN015971 INLET NC-174-10N-G 1 8 8
9 10 11 12 12
KRA259911 WJ USB BLANK LABEL KAS094511 Grand terminal B
KRA257221 Warning label UL-I 1 KRA276011 Warning label UL-I WJ3xxA 1
KCM150921 REAR FOOT UL-I KCM152921 REAR FOOT UL-I WJ3xxA KGM029111 RUBBER FOOT 2 TGM029711 EK-Rubber foot 2 KGM030211 PICHU RUBBER FOOT 2 KCM150721 NEW DSO REAR CASE UL-I 1 KCM152821 NEW DSO REAR CASE UL-I WJ3xxA 1
1 1
2 2
Mechanical Part & Removal 7-3
Page 98
Removal of REAR FOOT from REAR CASE is to press the arrow’s part to the direction of the arrow.
STEP 2. Disassembly REAR COVER
Remove the screws in the rear cover in order of Item Fig. No 1-2-3-4. Note: Assembling REAR COVER, tighten in the same order of the disassembly.
REAR COVER Replaceable Parts
Item Fig. No Part Number Description Quantity
1 KSQ003111 KH (+) 3X4S-NIP 3 2 MKD130103 KD (+) 3X10S 3CR 2 3 MKB130082 KB (+) 3X8S(NIP) 3 4 MKB130162 KB (+)3X16S(NIP) 5 5
KBA819521 REAR COVER
1
Remove the three KB (+) on left side and the four 3X8S(NIP) screws on right side of the rear
cover.
Item Fig. No Part Number Description Quantity
1 MKB130082 KB(+)3X8S(NIP) 7
Left Side from FRONT Right Side from FRONT
7-4 Mechanical Parts & Removal
Page 99
STEP 3. Disassembly FRONT END & ADC
Disconnect the two flat cables, 29J1 and 29J2, on the ADC printed-circuit board.
Remove the two SM4 (+) 3X8SNIP.screws on the ADC printed-circuit board.
Remove the three KB (+).3X8S (NIP).screws on the both sides of the sub-panel.
Remove the connector (20J2) on the ADC printed-circuit board.
FRONT END Replaceable Parts
Item Fig. No Part Number Description Quantity
1 MKB130082 KB (+) 3X8S(NIP) 3 2 KSQ012711 SM4 (+) 3X8SNIP 2 3 KHB202511 FFC-40P-L60-P0.5 2 4 KHB203611 POWER-ADC CABLE UL-I 1 5 KCM141911 PS KEY TOP H1 UL-I 1 5 KCM153211 PS KEY TOP H1 UL-I WJ3xxA 1
- - -
- - -
6 6
21185-80-93 21185-80-91 21185-80-92 21185-80-90
WJ354 FE & ADC UNIT 1 WJ324 FE & ADC UNIT 1 WJ352 FE & ADC UNIT 1 WJ322 FE & ADC UNIT 1
Mechanical Part & Removal 7-5
Page 100
6: FE & ADC UNIT
7-6 Mechanical Parts & Removal
Loading...