Current Regulated PCI Hot Plug Power
Switch Controller
The ISL6111 is designed for use in PCI and PCI-X
applications where active current regulation protection of the
motherboard from an abnormal PCI load card is desired.
With the addition of two discrete power MOSFETs and a few
passive components, the ISL6111 provides power control for
the four legacy supplies (-12V, +12V, +5V, +3.3V) to a PCI or
PCI-X slot. This IC integrates the +12V and -12V current
sensing and regulation switches. On the 25W capable 3.3V
and 5V rails, current regulation (CR) protection is provided
by sensing the voltage across external current-sense
resistors and modulation of the gate voltage bias on the
external N-channel power MOSFETs.
During initial power-up of the +12V bias supply, the ENABLE
(EN), Power Good (PG), fault monitoring and reporting
function functions are inhibited if bias voltage <10V. Once
the FETs are enabled they are soft started into the load thus
eliminating supply rail disturbances.
FN9146.1
Features
• Active Current Regulation for Protection
• Adjustable Current Regulation Duration and Magnitude
• Internal MOSFET Switches for +12V and -12V Outputs
• Provides Fault Isolation
• Adjustable Turn-On Slew Rate
• Minimum Parts Count Solution
• No Charge Pump
• 1µs Response Time to Over Current
• Pb-Free leadframe
Applications
•PCI
•PCI-X 1.0
Ordering Information
Upon a failure that quickly causes a load current greater
than the programmed CR level on any voltage supply, the
ISL6111 enters its current regulation (CR) mode, limiting the
load current to the user programmed level for the user
determined period of time. The CR level and duration are set
by a single resistor and capacitor respectively. At the end of
the CR duration all the switches will latch off pulling the
outputs low along with the CRTIM (current regulation timer)
and FLTN (fault not) pins indicating a latch-off due to an over
current (OC) condition. If a severe OC condition should
occur, then the ISL6111 immediately latches off all outputs
and sets the FLTN output low.
During operation, if any of the positive voltages falls below
the minimum PCI specified levels the power good (PG)
output will pull low indicating a non compliant voltage to a
load. PG is an open drain output as is FLTN.
The CRSET pin allows programming of the current
regulation levels to be scaled up or down from the PCI
specified levels via a resistor connected between the
CRSET pin and ground.
All faults and latches are cleared by ENABLE being
deasserted low.
TEMP. RANGE
PART NUMBER
ISL6111CRZA
(see Note)
ISL6111EVAL2Evaluation Platform
NOTE: Intersil Lead-Free products employ special lead-free
material sets; molding compounds/die attach materials and 100%
matte tin plate termination finish, which is compatible with both SnPb
and lead-free soldering operations. Intersil Lead-Free products are
MSL classified at lead-free peak reflow temperatures that meet or
exceed the lead-free requirements of IPC/JEDEC J Std-020B.
(°C)PACKAGE
0 to 7520 Ld 5x5 QFN
(Pb-Free)
PKG.
DWG. #
L20.5x5
Pinout
ISL6111 (5x5 QFN)
TOP VIEW
3VS
3VISEN
CRSET
M12VO
M12VI
20 19 18 17 16
3VG
12VI_A
GND_B
12VI_B
PGOOD
1
2
3
4
5
-12V
678910
FLTN
CRTIM
5VISEN
5VS
EN
15
14
13
12
11
M12VG
GND_A
12VO_B
12VO_A
5VG
1
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
1-888-INTERSIL or 321-724-7143
| Intersil (and design) is a registered trademark of Intersil Americas Inc.
All other trademarks mentioned are the property of their respective owners.
13VG3.3V FET Gate Output Drives the gate of the 3.3V MOSFET. Connect to the gate of the external N-Channel
MOSFET. At turn-on the FET gate capacitance will be charged to 12VIN voltage by a 10µA
current source. An optional capacitor from this node to ground will adjust the turn-on ramp.
2, 412VI12V Input+12V IC bias supply and power supply rail input to internal power switch.
3, 14GNDIC Ground Reference Connect to common of power supplies.
5PGOODPower GoodAn open drain logic output that is released to indicate all positive voltage outputs are above
minimum PCI spec. Connect to V(I/O) through resistor.
6CRTIMCurrent Regulation
Duration Input
7FLTNFault IndicationA fault-not open drain output. Latches low once current regulation time has expired. Reset
85VISEN5V Current SenseConnect to the load side of the current sense resistor in series with source of external 5V
95VS5V SourceConnect to source of 5V MOSFET switch. This connection along with 5VISEN senses the
10ENEnable InputControls all four internal and external switches, initiates turn-on/off
115VG5V FET Gate OutputDrives the gate of the 5V MOSFET. Connect to the gate of the external N-Channel
15M12VGGate of Internal NMOS Connect a 5nF capacitor between M12VG and ground to stabilize the start-up ramp for the
16M12VI-12V Input-12V Supply Input. Also provides power to the -12V current regulation circuitry.
17M12VOSwitched -12V Output Switched -12V Output.
18CRSETCurrent Regulation Set Program current regulation levels for all four switches by connecting a resistor to GND. This
193VISEN3.3V Current SenseConnect to the load side of the current sense resistor in series with source of external 3.3V
203VS3.3V Source Connect to source of 3.3V MOSFET. This connection along with 3VISEN senses the voltage
An external capacitor from this pin to ground sets the current regulation duration before
latch off. This output will pull low after the current regulation duration has expired. CR
duration = 150K x CTIM. This pin sources 20µA and has a threshold trip voltage of 2.83V.
by 12VIN POR condition or enable input signaled low. Connect to V(I/O) through resistor.
MOSFET. Monitors voltage to load.
voltage drop across the sense resistor.
MOSFET. At turn-on the FET gate capacitance will be charged to 12VIN voltage by a 10µA
current source. An optional capacitor from this node to ground will adjust the turn-on ramp
M12V supply. This capacitor is charged with 25µA during start-up.
pin sources 100µA. See Table 1 for CR level setting formulae.
CAUTION: Stresses above those listed in “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress only rating and operation of the
device at these or any other conditions above those indicated in the operational sections of this specification is not implied.
NOTES:
is measured in free air with the component mounted on a high effective thermal conductivity test board with “direct attach” features. See
3. θ
JA
Tech Brief TB379.
4. All voltages are relative to GND, unless otherwise specified.
5. For θ
, the “case temp” location is the center of the exposed metal pad on the package underside.
Maximum Storage Temperature Range . . . . . . . . . . . -65°C to 150°C
Maximum Lead Temperature (Soldering 10s) . . . . . . . . . . . . . 300°C
θ
(°C/W) θJC (°C/W)
JA
Electrical SpecificationsNominal 5.0V and 3.3V Input Supply Voltages,
= T
12VI = 12V, M12VI = -12V, T
PARAMETERSYMBOLTEST CONDITIONSMINTYPMAX UNITS
5V/3.3V CURRENT CONTROL
5V Current Regulation Threshold
Voltage
5V WOC Threshold VoltageV
5V Current Regulation LevelI
Slow Ramping Current Trip LevelCT/CRdi/dt = 0.001A/s, Current Trip Level/Current
Current Trip Level Temp Coeff.CT_tdCT/85°C (See Figure 1, Typical Application)-3.5-mA/°C
5V Undervoltage ThresholdV
5V Turn-On Time (EN to 5VOUT = 4.5V)t
5V Turn-Off Time (EN to 5VOUT = 0.5V)t
3.3V Current Regulation Threshold
Voltage
3.3V WOC Threshold VoltageV
3.3V Current Regulation LevelI
Slow Ramping Current Trip LevelCT/CRdi/dt = 0.001A/s, Current Trip Level/Current
V
OC5V
OC5V_woc
CR5V_3
I
CR5V_35
I
CR5V_4
I
CR5V_46
5VUV
ON5V
OFF5V
V
OC3V
OC3V_woc
CR3V_3
I
CR3V_35
I
CR3V_4
I
CR3V_46
V
CRSET
V
CRSET
R
CRSET
R
CRSET
R
CRSET
R
CRSET
Regulation Level
C
5VOUT
C
5VOUT
V
CRSET
V
CRSET
R
CRSET
R
CRSET
R
CRSET
R
CRSET
Regulation Level
= 0 to 75°C, Unless Otherwise Specified
A
J
= 0.3V-26.5-mV
= 0.3V49-mV
= 3K (See Figure 1, Typical Application)-5.3-A
= 3.5K (See Figure 1, Typical Application)-5.8-A
= 4K (See Figure 1, Typical Application)-6.4-A
= 4.64K (See Figure 1, Typical Application)-7.2-A
-90-%
4.514.574.64V
= 3300µF, RL = 1Ω,V
= 3300µF, RL = 1Ω,V
= 0.3V-39.5-mV
= 0.3V-80-mV
= 3K (See Figure 1, Typical Application)-7.9-A
= 3.5K (See Figure 1, Typical Application)-8.7-A
= 4K (See Figure 1, Typical Application)-9.8-A
= 4.64K (See Figure 1, Typical Application)-10.9-A
= 0.35V -7-ms
CRSET
= 0.35V -6-ms
CRSET
-90-%
5
ISL6111
www.BDTIC.com/Intersil
Electrical SpecificationsNominal 5.0V and 3.3V Input Supply Voltages,
= T
12VI = 12V, M12VI = -12V, T
PARAMETERSYMBOLTEST CONDITIONSMINTYPMAX UNITS
Current Trip Level Temp Coeff.CT_tdCT/85°C (See Figure 1, Typical Application)-3.5-mA/°C
3.3V Undervoltage ThresholdV
3.3V Turn-On Time (EN to 3VOUT = 3V)t
3.3V Turn-Off Time (EN to 3VOUT = 3V)t
3VUV
ON3V
OFF3V
C
C
3VOUT
3VOUT
Current Limit Amp Offset VoltageVio_ftVS - VISEN-606mV
Current Limit Amp Offset VoltageVio_ptVS - VISEN, T
EXTERNAL GATE DRIVE
Response Time to OC pd_oc_ampV
Response Time to OC pd_oc_gate_10 V
Turn-off Time To WOCpd_woc_ampV
Turn-On CurrentI
Turn-On Time (EN to VG = 1V)t
GATE
ONGATE
GATE
GATE
GATE
V
GATE
3VG, 5VG Rising to 1V-400-µs
Pull Down Current OC_GATE_I_4V Overcurrent203550mA
WOC Pull Down CurrentWOC_GATE_I_4V Severe Overcurrent0.50.81.5A
High VoltageVG_highGate On VoltageVDD-1V VDD-V
Low Voltage VG_lowGate Off Voltage-0.50.7V
+12V SUPPLY CONTROL
On Resistance of Internal PMOS @
0.5A
Current Regulation Level I
r
DS(ON)12
CR12V
I
CR12V_35
I
CR12V_4
I
CR12V_45
TA = TJ = 25°C-0.3-Ω
TA = TJ = 85°C-0.35-Ω
V
CRSET
R
CRSET
R
CRSET
R
CRSET
Slow Ramping Current Trip LevelCT/CRdi/dt = 0.001A/s, Current Trip Level/Current
Regulation Level
Current Trip Level Temp Coeff.12VCT_tdCT/85°C-0.6-mA/°C
12V Undervoltage ThresholdV
Vout Turn-On Timet
Vout Turn-On Timet
Vout Turn-Off Timet
Vout Turn-Off Time WOC t
Vout Turn-Off Voltage V
12VUV
ON12V
ON12V
OFF12V
OFF12VWOC
OFF12
12V Rising 10% - 90%, C
12V Rising 10% - 90%, C
12V Falling 90% - 10%, C
12V Falling 90% - 10%, C
Vout when off-0.3-V
-12V SUPPLY CONTROL
On Resistance of Internal NMOS @
0.1A
Current Regulation LevelI
r
DS(ON)M12TA
CMR12V
I
CMR12V_35
I
CMR12V_4
I
CMR12V_45
T
A
V
CRSET
R
CRSET
R
CRSET
R
CRSET
= 0 to 75°C, Unless Otherwise Specified (Continued)
A
J
2.72.82.9V
= 3300µF, RL = 0.5Ω, V
= 3300µF, RL = 0.5Ω, V
= 15°C to 55°C-202mV
J
= 0.35V -6-ms
CRSET
= 0.35V -5-ms
CRSET
to 11V-100-ns
to 10V-10-µs
to 2V-1-µs
to = 6V81012µA
= 0.3V0.450.520.55A
= 3.5K-0.54-A
= 4.0K-0.56-A
= 4.64K-0.62-A
-80-%
10.5710.710.9V
= 50µF, RL = 25Ω-1.7-ms
12VO
= 300µF, RL = 25Ω-5-ms
12VO
= 300µF, RL = 25Ω-15-ms
12VO
= 300µF, RL = 25Ω-35-µs
12VO
= TJ = 25°C-0.7-Ω
= TJ = 85°C -0.9-Ω
= 0.3V0.0850.110.135A
= 3.5K-0.115-A
= 4.0K-0.120-A
= 4.64K-0.140-A
6
ISL6111
www.BDTIC.com/Intersil
Electrical SpecificationsNominal 5.0V and 3.3V Input Supply Voltages,
= T
12VI = 12V, M12VI = -12V, T
PARAMETERSYMBOLTEST CONDITIONSMINTYPMAX UNITS
Slow Ramping Current Trip LevelCT/CRdi/dt = 0.001A/s, Current Trip Level/Current
Regulation Level
Current Trip Level Temp Coeff.M12VCT_tdCT/85°C-0.1-mA/°C
Gate Turn-Off Timet
Gate Response Time To Overcurrentt
Gate Response Time to WOCt
Gate Output Charge CurrentIC
Vout Turn-On Timet
Vout Turn-On Timet
Vout Turn-Off Time t
Vout Turn-Off Time WOCt
Vout Turn-Off Voltage V
M12VIN Input Bias CurrentIB
CONTROL AND I/O PINS
CRSET Current SourceI
Rising ENABLE Threshold VoltageV
Falling ENABLE Threshold VoltageV
ENABLE Threshold Voltage HysteresisV
Enable to Output Turn-on Prop. DelayTpd_ENEnable high to start of output turn=on-2-ms
Power Good Output Low VoltageV
Power Good Output Pull-down CurrentI
Power Good to Vout Falling Response
Time
Power Good to Vout Rising Response
Time
FAULTN Output Low VoltageV
FAULTN Output Pull-down CurrentI
FAULTN Output Response Timet
CRTIM Charging CurrentCRTIM_ichg0V
Current Regulation Time-Out Threshold CRTIM_VthCTIM Voltage 2.742.832.92V
BIAS
12V Lock Out ThresholdV
12V Power On Reset ThresholdV
12V Reset Threshold HysteresisV
12V Disabled Supply CurrentI
OFFM12VG
OC2M12VG
WOC2M12VG
M12VG
ONM12VO
ONM12VO
OFFM12VO
OFFM12VOWOC
OFFM12VO
M12VIN
CRSET
TH_EN_L2H
TH_EN_H2L
TH_EN_HYS
PG,L
PG
t
UV2PG_fall
t
UV2PG_rise
FLTN,L
FLTN
OC2FLTN
POR,THriseVCC
POR,THfall
POR,HYS
DIS
C
M12VG
ENABLE = High, V
-12V Falling 90% - 10%, C
-12V Falling 90% - 10%, C
-12V Rising 10% - 90%, C
-12V Rising 10% - 90%, C
Vout when off--0.6-V
ENABLE = High4.55.37mA
IPG = 5mA-0.60.75V
Vout < UV Vth to PG low-500-ns
Vout >UV Vth to PG high-8-ms
I
FLTN
C
TIM
CTIM
VCC Voltage Falling9.179.39.43V
12VIN, EN = 0V-3.36mA
= 0 to 75°C, Unless Otherwise Specified (Continued)
A
J
-90-%
= 0.005µF, M12VG Falling 90% to 10%-330-ns
-11µs
-400-ns
= -10V-102-µA
M12VG
= 50µF, RL = 120Ω-11-ms
M12VO
= 150µF, RL =120Ω-35-ms
M12VO
= 150µF, RL = 120Ω-40-ms
M12VO
= 150µF, RL = 120Ω-15-µs
M12VO
90100110µA
1.51.72.0V
1.21.51.9V
-0.20.3V
-40-mA
= 5mA-0.60.75V
-40-mA
_Vth to FLTN low--1µs
= 0V-26-µA
Voltage Rising9.8810.110.5V
-0.69- V
7
ISL6111
www.BDTIC.com/Intersil
Introduction
The ISL6111, is an IC device designed to provide control
and protection of the four legacy PCI power supplies (+12V,
-12V, +5V and +3.3V) for a single PCI or PCI-X slot. Unlike
the widely used HIP1011, this device employs an active
current regulation (CR) method to provide system
protection against load faults.
Figure 1 illustrates the typical implementation of the ISL6111.
Key Feature Description and Operation
The ISL6111, 2 power MOSFETs and a few passive
components as configured in Figure 1, completes a power
control solution for the legacy supplies to a PCI slot. It
provides protection via a programmable maximum current
regulation (CR) level to the load for each supply. For the
3.3V and 5V supplies, current monitoring is provided by
sensing the voltage across external current-sense resistors,
and CR protection is provided by active voltage modulation
of external N-Channel MOSFETs. For the +12V and -12V
supplies, current monitoring and CR protection are provided
internally.
During initial power-up of the main bias supply pins (12VI),
the ENABLE input function is inhibited from turning on the
switches, this latch is held in the reset state until the bias
voltage is greater than 10V (POR rising). Additionally the
power good and fault reporting functions are also disabled at
this time and during the soft start duration.
During turn-on of the supplies onto their capacitive loads the
current limiting fail-safe is engaged, this limited current gives
a voltage ramp-up slew rate centered within the PCI specs.
As the startup is current-limited, the CRTIM timer is engaged
during the entire startup, as it should be. This eliminates the
otherwise destructive case of starting up into a dead short.
Depending on loading, the positive 3 supplies will start up
and exit current limiting in about 6ms -10ms. The -12V
supply will take much longer, as it has a fraction of the
available charging current into a potentially relatively very
large load capacitance, and the voltage has to slew to -12V.
The -12V turn-on duration can thus be several times as long
extending to ~50ms for a very capacitive (147µF) load in
conjunction with a maximum current load. In addition if the
CR level is too low then it’s possible that the load
capacitance cannot fully charge in the allowed for time, this
is the consequence of the current regulation limiting
protection.
Once turned on, any subsequent over current (OC) condition
on any output results in the affected switch (external or
internal) to be put into its linear mode of operation, and the
current is regulated to the level determined by the choice of
external CRSET resistor value. An OC condition is defined
as a current level > the programmed CR level and that
transitions through the CR level with a quick ramp, <0.5µs.
This CR level is maintained until the OC condition passes or
the CR duration expires, whichever comes first. The CR
duration is user defined by the capacitor value on the CRTIM
pin. Once in CR mode, the CRTIM pin charges the capacitor
with a 20µA current until the voltage on CRTIM rises to
~2.8V, at which time a turn-off latch is set on all 4 power FET
switches. Also at this time the open drain fault (FLTN) output
is pulled low signalling a latched off state. After a fault has
been asserted and FLTN is latched low, cycling ENABLE low
will clear the FLTN latch.
On-chip references in the ISL6111 are used to monitor the
+5V, +3.3V and +12V outputs for under voltage (UV)
conditions. Once an UV condition is present the open drain
power good (PGOOD) output will pull low to indicate this.
Customizing Circuit Performance
Setting Current Regulation (CR) Level
The ISL6111 allows for easy and simultaneous custom
programming of the CR levels of all 4 supplies by simply
changing the resistor value between CRSET, (pin 18), and
ground. The R
source create a reference voltage that is used in each of four
comparators. The IR voltages developed across the 3.3V
and 5V sense resistors are applied to the inputs of their
respective comparators opposite this reference voltage. The
+12V and -12V currents are sensed internally with pilot
devices. Because of the internal current monitoring of the
+12V and -12V switches, their programming flexibility is
limited to R
current regulation levels depend on both R
value chosen for each sense resistor.
See Table 1 to determine CR protection levels relative to
choice of R
Over current design guidelines and recommendations are as
follows:
1. For PCI applications, set R
2. For non PCI specified applications, the following
A. Do not exceed the maximum power of the integrated
CRSET
CRSET
5mΩ 1% sense resistors (see Figure 20). This R
value provides a nominal current trip level 110% to 130%
higher than the maximum specified current, to ensure full
current range use by the PCI load. The ISL6111 will trip
off on a slow increasing current ramp approximately 10%
to 20% lower than set CR level.
precautions and limitations apply:
NMOS and PMOS. High power dissipation must be
coupled with effective thermal management and prudent
CR durations. The integrated PMOS has an r
0.35Ω. With 2.5A of steady load current on the PMOS
device the power dissipation is 2.2W. The thermal
impedance of the package is 31 degrees Celsius per
watt, resulting in a 68°C die temp rise thus limiting the
average DC current on the 12V supply to about 2.5A
maximum at +85°C ambient and imposing an upper limit
on the R
greater than 15kΩ.
OCSET
value and the CRSET 100µA current
CRSET
changes whereas the 3.3V and 5V over
, and the
CRSET
and R
resistor. Do not use an R
SENSE
values.
to 4.22kΩ, and use
CRSET
DS(ON)
CRSET
CRSET
of
resistor
8
ISL6111
www.BDTIC.com/Intersil
The average current on the -12V supply should not
exceed 0.8A. Since the thermal restrictions on the +12V
supply are more severe, the +12V supply restricts the use
of the ISL6111 to applications where the ±12V supplies
draw relatively little current. Since both supplies only have
one degree of freedom, the value of R
OCSET
, the
flexibility of programming is quite limited. For applications
where more power is required on the +12V supply,
contact your local Intersil sales representative for
information on other Hot Plug solutions.
B. Do not try to sense voltages across the external sense
resistors that are less than 20mV as spurious faults due
to noise and comparator input sensitivity may result. The
minimum recommended R
value is 3.0kΩ. This
CRSET
will set the nominal OC voltage thresholds at 39mV and
26mV for the 3.3V and 5V comparators respectively.
C. Minimize V
RSENSE
so as to not significantly reduce the
voltage delivered to the adapter card. Remember PCB
trace and connector distribution voltage losses also need
to be considered. Make sure that the R
SENSE
resistor
can adequately handle the dissipated power. For best
results use a 1% precision resistor with a low temperature
coefficient.
D. Minimize external FET r
DS(ON)
. Low r
DS(ON)
or multiple
MOSFETs in parallel are recommended.
TAB L E 1 .
SUPPLY
NOMINAL CURRENT REGULATION LEVEL (10%)
FOR EACH SUPPLY
Delaying the time to latch-off works against this primary
concern so understand the limitations and realities. Since we
use the same CRTIM cap timing cap for all supplies, we
have to set that cap to a size large enough to allow the -12V
to start up under the worst load for a given system. If we set
this to a 75ms duration, then this 75ms time-out duration will
also be used when one of the higher power supplies goes
into current limiting after startup is complete. The highest
power supplies, the 3.3V and 5V each run to a maximum of
25W, as allowed by the PCI spec. If our overcurrent duration
is set to 75ms, then theoretically (but extremely unlikely)
more than 25W can be dissipated in the external FET for that
whole duration. The ISL6111 has a way over-current "WOC"
circuit that faults the chip off instantly if this theoretical dead
short happens so quickly that the current limiting circuitry
can't keep up. In reality, overcurrent is more likely to not be a
zero-ohm short, and only a fraction of the power is
dissipated in the FET.
Ensure adequate sizing of external FETs to carry additional
current during CR period in linear operation. By looking at
the SOA of the Siliconix Si4404DY FET and even
presupposing the full 25W for 100ms duration for a single
pulse is not an issue with this power FET. This FET is
representative of FETs for a PCI application. If for a higher
power non PCI design, consult the MOSFET vendor SOA
curves.
Application Considerations
+3.3V I
+5.0V I
+12V I
-12V I
CR
CR
CR
CR
((100µA x R
((100µA x R
(100µA x R
(100µA x R
CRSET
CRSET
CRSET
CRSET
)/8.54)/R
)/12)/R
)/0.7
)/3.3
RSENSE
RSENSE
Current Regulation Delay Time to Latch-Off
The CR time delay to latch-off, allows for a predetermined
delay from the start of CR, to the simultaneous latch-off of all
four supply switches to the load. This delay period is set by
the capacitor value to ground from the CRTIM pin. This
feature allows the ISL6111 to provide a current regulated soft
start into all loads, and to delay immediate latch-off of the
bus supply switches thus ignoring transient OC conditions.
See Table 2. for CR duration vs CRTIM capacitance value.
TAB L E 2 .
CRTIM, VALUE0.022F0.1µF1µF
Nominal CR Duration3.3ms15ms150ms
Nominal CR Duration = 150kΩ X TIM cap value.
Caution: An additional concern about long CR durations
along with MB supply droop is power-FET survivability. The
primary purpose of a protection device such as the ISL6111
is to quickly isolate a faulted card from the voltage bus.
Soft Start and Turn-Off Considerations
The ISL6111 does allow the user to select the rate of ramp
up on the voltage supplies. This start-up ramp minimizes inrush current at start-up while the on card bulk capacitors
charge. The ramp is created by placing capacitors on
M12VG, 3VG and 5VG to ground. These capacitors are each
charged up by a nominal 25µA current during turn on. The
+12VO has internal current controlled ramping circuitry. The
same value for all gate timing capacitors is recommended.
The gate capacitors must be discharged when a fault is
detected to turn off the power FETs thus, larger caps slow
the response time. If the gate capacitors are too large the
ISL6111 may not be able to adequately protect the bus or the
power FETs. The ISL6111 has internal discharge FETs to
discharge the load when disabled. Upon turn-off these
internal switches on each output discharge the load
capacitance pulling the output to gnd. These switches are
also on when ENABLE is low thus an open slot is held at the
gnd level.
Recommended PCB Layout Design
To ensure accurate current sensing and control, the PCB
traces that connect each of the current sense resistors to the
ISL6111 must not carry any load current. This can be
accomplished by two dedicated PCB kelvin traces directly
from the sense resistors to the ISL6111, see examples of
correct and incorrect layouts below in Figure 2. To reduce
9
V
ISL6111
www.BDTIC.com/Intersil
parasitic inductance and resistance effects, maximize the
width of the high-current PCB traces.
CORRECT
TO ISL6111
S AND VISEN
FIGURE 2. SENSE RESISTOR PCB LAYOUT
INCORRECT
TO ISL6111
VS AND VISEN
CURRENT
SENSE RESISTOR
PGOOD vs Power is Good and Fault Signals
Keep in mind that the -12VOUT is not monitored for under
voltage, thus the PGOOD output signal only takes into
account the three positive supplies. PGOOD will assert once
all minimum positive UV criteria is reached and the M12VO
may not be more than a few volts below ground at that time.
It will pull low once any positive voltage < UV Vth. For
applications that don't use -12V, the M12VI pin on the
ISL6111 is simply grounded. The Fault-not output, FLTN
pulls low once the CR duration has expired and signals that
all supplies have been disconnected from the load. See
Figure 3 for operational PGOOD and FLTN waveforms.
PGOOD / FLTN 5/DIV
5IOUT 5A/DIV CR = 7.2A
5VOUT 2/DIV
CRTIM 2V/DIV
FIGURE 3. FLTN & PGOOD FUNCTIONAL WAVEFORM
20ms/DIV
Adjusting the Current Regulation Level
The current regulation level is adjusted by the CRSET
resistance to ground value. The ratio of resistance to CR
change is not linear but is unidirectional in relationship, see
Figures 4-6.
Typical Performance Curves & Waveforms
12
10
8
25°C
6
AMPS
4
0°C
2
0
FIGURE 4. 3.3V & 5V SLOWLY INCREASING CURRENT TRIP
FIGURE 12. CRSET CURRENT vs TEMPERATUREFIGURE 13. CRTIM THRESHOLD VOLTAGE vs
Using the ISL6111EVAL2 Platform
Biasing and General Information
The ISL6111EVAL2 platform (Figure 20) allows a designer to
evaluate and modify the performance and functionality of the
ISL6111 in a simple environment. The board is made such
that the heat dissipating resistors are shielded from users and
equipment by being placed on the bottom, despite this the top
of the load board still gets hot.
Test point names correspond to the ISL6111 device (U1) pins.
Along with the ISL6111 on the ISL6111EVAL2 platform are 2
N-Channel power MOSFETs, (Q1- Q2) these are used as the
external switches for the +5V and +3.3V supplies to the load.
Current sensing is facilitated by the two 5mΩ 1W metal strip
resistors (R7, R3), the voltages developed across the sense
resistors are compared to references on board the ISL6111.
2.74
2.72
2.70
CRTIM LATCH OFF THRESHOLD (V)
2.68
025507585
TEMPERATURE (°C)
TEMPERATURE
Evaluating Current Regulation Duration
The current regulation (CR) duration is set by the CRTIM
capacitor value, C3 to ground. This provides a programmable
duration during which the ISL6111 holds the programmed CR
level. Once this duration has expired and the ISL6111 is still in
CR mode the output voltages will turn off.
The intent of any protection device is to quickly isolate the
voltage supplies so a faulty load card does not drag down a
supply. A duration period too lengthy increases the likelihood
of FET switch damage and results in slower isolation of the
faulty card from the rest of system.
Figures 14 -19 show nominal turn-on, turn-on into OC
condition with CR mode waveforms.
The ISL6111EVAL2 platform is powered through the 5 labeled
jacks on the left half of the board, with outputs on the right
half. After properly biasing the ISL6111, signal the ENABLE
input high (>2.4V), this will turn on the FET switches and
apply voltage to the loads resistors and capacitors.
Voltage and current measurements can be easily made as
the test points facilitate access to IC pins and other critical
circuit nodes.
12
Typical Performance Curves
www.BDTIC.com/Intersil
ISL6111
EN 10V/DIV
CTIM 1V/DIV
4ms/DIV
FIGURE 14. ISL6111 TURN-ON INTO NOMINAL LOADFIGURE 15. ISL6111 TURN-ON INTO M12V OC CONDITION
M12IOUT 0.1A/DIV CR = 0.12A
12VOUT 5V/DIV
+5VOUT 5V/DIV
+3.3VOUT 5V/DIV
M12VOUT 5V/DIV
EN 10V/DIV
12VOUT 5V/DIV
+5VOUT 5V/DIV
+3.3VOUT 5V/DIV
-12VOUT 5V/DIV
CTIM 1V/DIV
10ms/DIV
12IOUT 0.2A/DIV CR = 0.54A
TIM 5V/DIV
12VOUT 5V/DIV
10ms/DIV
FIGURE 16. M12VOUT INTO CR (VCRSET = 0.461V)FIGURE 17. 12VOUT INTO CR (VCRSET = 0.461V)
3.3IOUT 5A/DIV CR = 10.2A
3VG 2V/DIV
3VSUPPLY 1/DIV
3VOUT 1/DIV
12VOUT 5V/DIV
TIM 5V/DIV
10ms/DIV
5IOUT 5A/DIV CR = 7.2A
5VSUPPLY 2/DIV
5VG 2V/DIV
5VOUT 2/DIV
TIM 5V/DIV
FIGURE 18. 3.3V INTO CR (VCRSET = 0.461V)FIGURE 19. 5VOUT INTO CR (VCRSET = 0.461V)
10ms/DIV
TIM 5V/DIV
13
10ms/DIV
ISL6111
www.BDTIC.com/Intersil
FIGURE 20. ISL6111EVAL2 PLATFORM SCHEMATIC AND PHOTOGRAPH
20 LEAD QUAD FLAT NO-LEAD PLASTIC PACKAGE
(COMPLIANT TO JEDEC MO-220VHHC ISSUE C)
MILLIMETERS
SYMBOL
A0.800.901.00-
A1--0.05-
A2--1.009
A30.20 REF9
b0.230.280.385, 8
D5.00 BSC-
D14.75 BSC9
D22.953.103.257, 8
E5.00 BSC-
E14.75 BSC9
E22.953.103.257, 8
e 0.65 BSC-
k0.25 -- -
L0.350.600.758
L1--0.1510
N202
Nd53
Ne53
P- -0.609
θ--129
NOTES:
1. Dimensioning and tolerancing conform to ASME Y14.5-1994.
2. N is the number of terminals.
3. Nd and Ne refer to the number of terminals on each D and E.
4. All dimensions are in millimeters. Angles are in degrees.
5. Dimension b applies to the metallized terminal and is measured
between 0.15mm and 0.30mm from the terminal tip.
6. The configuration of the pin #1 identifier is optional, but must be
located within the zone indicated. The pin #1 identifier may be
either a mold or mark feature.
7. Dimensions D2 and E2 are for the exposed pads which provide
improved electrical and thermal performance.
8. Nominal dimensions are provided to assist with PCB Land Pattern
Design efforts, see Intersil Technical Brief TB389.
9. Features and dimensions A2, A3, D1, E1, P & θ are present when
Anvil singulation method is used and not present for saw
singulation.
10. Depending on the method of lead termination at the edge of the
package, a maximum 0.15mm pull back (L1) maybe present. L
minus L1 to be equal to or greater than 0.3mm.
NOTESMINNOMINALMAX
Rev. 3 10/02
All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems.
Intersil Corporation’s quality certifications can be viewed at www.intersil.com/design/quality
Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without
notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and
reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result
from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.
For information regarding Intersil Corporation and its products, see www.intersil.com
16
Loading...
+ hidden pages
You need points to download manuals.
1 point = 1 manual.
You can buy points or you can get point for every manual you upload.