INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL® PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR
OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS
OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHAT SOEVER, AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELA T ING
TO SALE AND/OR USE OF INTEL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE,
MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT. Intel products are not intended for
use in medical, life saving, life sustaining, critical control or safety systems, or in nuclear facility applications.
Intel may make changes to specifications and product descriptions at any time, without notice.
Intel Corporation may have patents or pending patent applications, trademarks, copyrights, or other intellectual property rights that relate to the
present e d subject m att er. The f urnishing o f do cu m ents a nd ot h er mat e ri als a nd i nfo rm ati on do es n ot provide any license, expre ss o r impl ied, by es topp el
or otherwise, to any such patents, trademarks, copyrights, or other intellectual property rights.
Designers must not rely on the absence or characteristics of any features or instructions marked “reserved” or “undefined.” Intel reserves these for
future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them.
Intel processor numbers are not a measure of performance. Processor numbers differentiate features within each processor family, not across different
processor families. See http://www.intel.com/products/processor_number for details.
The Intel® Pentium® M Processor and Intel® 3100 Chipset Development Kit may contain design defects or errors known as errata which may cause the
product to deviate from published specifications. Current characterized errata are available on request.
Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order.
Copies of documents which have an order number and are referenced in this document, or other Intel literature may be obtained by calling
1-800-548-4725 or by visiting Intel's website at http://www.intel.com.
Intel and Intel logo are trademarks or registered trademarks of Intel Corporation or its subsidiaries in the United States and other countries.
BunnyPeople, Celeron, Celeron Inside, Centrino, Centrino logo, Core Inside, Dialogic, FlashFile, i960, InstantIP, Intel, Intel logo, Intel386, Intel486,
Intel740, IntelDX2, IntelDX4, IntelSX2, Intel Core, Intel Inside, Intel Inside logo, Intel. Leap ahead., Intel. Leap ahead. logo, Intel NetBurst, Intel
NetMerge, Intel NetStructure, Intel SingleDriver, Intel SpeedStep, Intel StrataFlash, Intel Viiv, Intel vPro, Intel XScale, IPLink, Itanium, Itanium Inside,
MCS, MMX, Oplus, OverDrive, PDCharm, Pentium, Pentium Inside, skoool, Sound Mark, The Journey Inside, VTune, Xeon, and Xeon Inside are
trademarks or registered trademarks of Intel Corporation or its subsidiaries in the United States and other countries.
Xeon® Processor LV and Intel® 3100 Chipset Development Kit
Product Description
1.0Product Description
1.1Overview
1.1.1Feature Summary
Table 1 summarizes the major features of the Customer Reference Board (CRB).
Table 1.Feature Summar y
FeatureDescription
Form FactorATX (12.00 inches by 10.75 inches)
Processors
Memory
ChipsetIntel
VideoOn-board PCI ATI Rage* Mobility Video Chip
I/O ControlLow Pin Count (LPC) Bus I/O Controller
USB
Per ipheral Interfaces
BIOS
LAN SupportSupports Dual Port PCI Express* Gigabit NIC
Expansion Capabilities
Hardware Mo ni t or Sub sys t em
Dual-Core Intel
(Additional processor support can be found in Figure 4, “Supported
Microprocessors” on page 11 .)
Support for 400 MHz DDR2 Registered ECC
Support for up to 16 GB of system memory
Support for registered ECC only
®
3100 Chip se t
Support for USB 1.1 and 2.0 devices
T otal of four USB ports UHCI or EHCI configurations
Two serial ports
One parallel port
Total of six SATA Ports (two available modes):
• Enhanced IDE mode- Utilizes four SATA ports
• AHCI mode- Utilizes Six SATA ports
One floppy drive interface
PS/2* keyboard and mouse ports
Support for Advanced Configuration and Power Interface (ACPI), Plug and
Play, SMBIOS, and Intel® Active Management Technology (Intel® AMT )
Three PCI Express* x4 bus add-in card connectors
One PCI 32/33 bus add in card connector compliant with Specification 2.2
Hardware monitoring and fan control ASI
Voltage sense to detect out of range power supply voltages
Thermal sense to detect out of range thermal values
Four fan connectors
Four fan sense inputs use to monitor fan activity
Fan speed control
®
Xeon® Processor LV
January 2007User’s Manual
Order Nu mber: 315879 - 00 27
Dual-Core Intel® Xeon® Processor LV and Intel® 3100 Chip se t
Table 2 describes what is included in the Development Kit.
Table 2.Development Kit Contents
FeatureDescription
PCBCRB, Dual- Core Intel® Xeon® Processor LV and Intel
ProcessorDual-Core Intel
MemoryTwo 1 GB DDR2 DIMMs
ChipsetIntel® 3100 Chipset
Processor HeatsinkCoolermaster* Active Heatsink
Network CardIntel PC I Express* Gigabit N IC
Firmwa re HubSocketed Fir mw are Hub (BIOS)
SoftwareDriver CD
Additional Peripherals
®
®
Xeon® Proces sor LV
Standoffs (with installation hardware) for Benchtop use
Warning:
Placing the board on an unknown surface without standoffs may
short the CRB and result in damage. If CRB is not mounted in a
chassis, Intel recommends using provided Standoffs to prevent
risk of the bottom of the CRB sh orting on a conduc tive surface.
January 2007User’s Manual
Order Nu mber: 315879 - 00 29
On-board PCI ATI Rage* Mobility Video Chip if available (if not on-board a
PCI add-in Card is supplied)
Dual-Core Intel® Xeon® Processor LV and Intel® 3100 Chip se t
Table 3.Component Layout Description (Sheet 2 of 2)
CalloutDescription
12USB ports (2) 0 top / 1 bottom
13Serial com port 2
14Parallel port
15Serial com port 1
16PS/2* top = mouse / bottom = keyboard
17DIMM0
18DIMM1
19DIMM2
20DIMM3 (closest to edge of board)
21AUX FAN 1
22XDP connector
23JTAG connector
24AUX FAN 0
25Intel
26Processor with active fan plugged into processor FAN
27ATX 12 V for SATA power
28ATX power connector
29Floppy drive connector
30Port 80 seven segment display s
31Port 80 chip
32Firmw ar e hub (BI OS )
33Plug For validation only
34SATA port 0
35SATA port 1
36SATA port 2
37SATA port 3
38SATA port 4
39SATA port 5
The CRB is designed to support the following processors with a 667MHz FSB speed.
Use only the processors listed below in Table 4. Use of unsupported processors can
damage the CRB, the process or, and the power supp ly.
Note:In this document Processor refers to all processor SKUs listed in Table 4.
Note:Figure 2, “Four-DIMM Implementation” on page 13 * signifies that the chipselect is also
routed to these DIMMS.
The platform requires DDR2-400 DIMMs to be populated in order, starting with the
DIMM furthest from Intel
page 13). In addition, dual-rank DIMMs must be populated farthest from Intel
Chipset when a combination of single-rank and dual-rank DIMMs are used. This
recommendation is based on the chip select and on-die termination signals routing
requirements of the DDR2-400 interface. Intel recommends that you check for correct
DIMM placement during BIOS initialization and that all designs follow the DIMM
ordering, clock enable routing, command clock routing, and chip select routing shown
in Figure 2 on page 13. This addressing must be maintained to be compliant with the
BIOS code.
®
3100 Chipset in a “fill-farthest” approach (see Figure 2 on
D
I
M
M
1
D
I
M
M
2
D
I
M
M
3
®
3100
The two DIMMs that are provided with the development kit are 1Gb sing le-ran k DIMMs.
If other memory is used follow the illustrations in Figure 3, Figure 4, and Figure 5.
Figure 3 shows how to populate four single-rank DIMMs. Figure 4 shows how to
populate one dual-rank and two single-rank DIMMs. Figure 5 shows how to populate
two dual-rank DIMMs.
January 2007User’s Manual
Order Nu mber: 315879 - 00 213
Dual-Core Intel® Xeon® Processor LV and Intel® 3100 Chip se t
Figure 3.Example of Single-Rank DIMM Population
Product Description
Single Rank DIMM 2
Intel® 3100
Chipset
Single Rank DIMM 0
Single Rank DIMM 1
Figure 4.Example of Single-Rank and Dual-Rank DIMM Mixing Population
* Other names and brands may be claimed as the property of others.
FSB
Single-Me m ory
Channel
EDMA
Port A
PCI Exp ress*
1x8 configurable as 2x4 or 2x1
Registered ECC
DDR2 400
B5990-01
1.4.1On-Bo ar d Peripheral s
Super I/O and PCI Video are included as on-board peripherals.
1.4.1.1Super I/O
Super I/O includes a Low Pin Count (LPC) driven Super I/O device that can be disabled
by removing a resistor.
1.4.1.2PCI Video
An ATI Rage* Mobility-M integrated video controller is located on the 32-bit, 33 MHz
PCI bus. Figure 7, “PCI On-Board Video Chip” on page 16 is a picture of the on board
chip.
January 2007User’s Manual
Order Nu mber: 315879 - 00 215
Dual-Core Intel® Xeon® Processor LV and Intel® 3100 Chip se t
Figure 7.PCI On-Board Video Chip
1.4.2On-Board I/O
The following sections include all of the on-board I/O.
1.4.2.1Serial ATA (SATA)
The CRB provides a total of six SATA interface connectors.
• Four usable SATA connectors in a SATA mode (BIOS setting) (SATA 0-3)
• Six SATA ports available in an AHCI mode (BIOS setting) (SATA 0-5)
• There are no RAID Capabilities on the chipset. Of course SW RAID is always and
option.
Product Description
1.4.2.2Serial Connector
The CRB has one 10-pin, dual-row header.
• Provides the COM3 port from the Super I/O
1.4.2.3Floppy Drive
The CRB supplies a 34-pin, dual-row header.
• Floppy drive support comes from Super I/O
• The BIOS setup program configures the floppy drive interface
Figure 8.Floppy Drive Connect or
1.4.2.4LPC Debug Port
The CRB includes one 60-pin card edge connector for LPC.
• Aligned with PCI connector (used for Intel Validation Only)
The CRB includes one 60-pin XDP connector. XDP stands for Extended Debug Port and
can be used for debugging and testing components of the board.
Figure 10.XDP Connect or
B5786- 0
January 2007User’s Manual
Order Nu mber: 315879 - 00 217
Dual-Core Intel® Xeon® Processor LV and Intel® 3100 Chip se t
1.4.2.7USB
The CRB has a 10-pin, dual-row header to route two USB Ports to an external USB
connector.
• Allows two USB 1.1 or 2.0 ports to be routed to the dual-stack rear I/O or
optionally to the 10-pin header from the internal I/O. These USB ports are Port 2
and Port 3. Rear panel ports 2 and 3 are not simultaneously functional.
• By default, routing for USB is to the dual-stack header on the rear panel I/ O.
• In conjunction with the rear panel USB Ports there are only a total of four USB
ports.
More information is available in Section 1.4.4.3, “USB Ports” on page 19.
1.4.3I/O Slots for Expansion Capabilities
1.4.3.1PCI Express*
The CRB provides a total of 3 x4 PCI Express* ports.
• Port A provides two x4 connections through two x8 connectors
• Port B provides one x4 connection through one x8 connector
• 32-bit ECRC (Port A only) stays with packet ensuring correct data at destination
• 256 opportunistic combining for read completions to improve performance
• ONLY Port A provides posted writes between each x4 port
• ONLY Port A provides memory-to-I/O DMA
Product Description
Note:The PCI Express* Ports are x8 connectors, but ONLY have the functionality of a x4
connector. This enables you to use a x8 card on the CRB but it has the bandwidth and
functionality of the x4.
Warning:Hot-Plug is NOT supported on this platform.
1.4.3.2PCI
The CRB provides one PCI slot. It has the following characteristics: