A Guide for Technically Qualified Assemblers of Intel® Identified Subassemblies/Products
Disclaimer
Intel Corporation (Intel) mak es no warranty of any kind with regard t o this material, includi ng, but not limited to, the im pl i ed
warranties of merchantability and fitness for a particular purpose. Int el as sumes no responsibility for any errors t hat may
appear in this document. Intel makes no commitm ent to update nor to keep current the inform ation contained in this
document. No part of this document may be copied or reproduced in any form or by any means without prior wri t ten
consent of Intel.
®
An Intel
product, when used in accordance wi th its associated doc um entation, is "Year 2000 Capable" when, upon
installation, it accurately stores, di splays, processes , provides, and/or receives dat e data from, into, and between the
twentieth and twenty-first centuries, includi ng l eap year calculations, provi ded that all other technology used i n combination
with said product properly exchanges date data with it.
†
Third party brands and names are the property of their respective owners.
111. Verification to EMC Regulations.............................................................................. 125
Contentsix
xSKA4 Baseboard Product Guide
Part I: User’s Guide
1Baseboard Description
2Configuration Software and Utilities
11
12SKA4 Baseboard Product Guide
1Baseboard Description
Baseboard Features
Table 1.Baseboard Features
FeatureDescription
ProcessorInstalled: Up to four Intel® Pentium® III Xeon™ processors, packaged in single
edge contact (S.E.C.) cartridges and installed in 330-pin SC330.1 compliant
edge connectors, operating at 1.8 V to 3.5 V. The baseboard’s voltage regulator
is automatically programmed by the processor’s VID pins to provide the required
voltage. The baseboard includes connectors for three 8.3-compliant plug-in
voltage-regulator modules (VRM).
Memory, dynamic
random access (DRAM)
Video memory (DRAM)Installed: 2 MB of video memory.
PCI Segment A bus
PCI Segment B bus
PCI Segment C bus
PCI Bus Master IDE
Interface
USB InterfaceThe baseboard provides a dual external USB connector and one internally
Server ManagementThermal/voltage monitoring and error handling.
GraphicsATI Rage IIc VGA Graphics Accelerator, along with video SGRAM and support
SCSITwo embedded SCSI controllers:
System I/OPS/2†-compatible keyboard and mouse ports, 6-pin DIN.
Form FactorForm-factor, 16 × 13 inches, ATX-style backpanel I/O.
Single plug-in module containing 64/72-bit four-way-interleaved pathway to main
memory supporting SDRAM.
Installed: 256 MB to 16 GB of error correcting code (ECC) memory. A minimum
of four DIMMs must be installed.
PCI-A—Two full length connectors and one embedded device:
• Two 184-pin, 3.3 V keyed, 64-bit PCI expansion connectors (66/33 MHz).
• One DesotoE2 Hot-Plug PCI controller.
PCI-B—Four full length connectors and two embedded devices:
• One Adaptec
• Four 184-pin, 5 V keyed, 64-bit PCI expansion connectors (33 MHz).
• One DesotoE2 Hot-Plug PCI controller.
PCI-C—Two half length connectors and several embedded devices:
• Two 120-pin, 32-bit PCI expansion connectors (33 MHz).
Figure 1. Baseboard Connector and Component Locations
A. Legacy Narrow SCSIB. Legacy Wide SCSI
C. SMM ConnectorD. IMB Connector
E. HDD ActivityF. HPIB Connector
G. ICMB ConnectorH. Internal USB Connector
I. Lithium BatteryJ. Memory Module Connector
K. Video ConnectorL. USB, External Connector
M. Network ConnectorN. Parallel Connector
O. COM1, COM2 ConnectorP. Keyboard/Mouse
Q. Main Power 1R. Auxiliary Power
S. Main Power 2T. SMBus
U. Front PanelV. IDE Connector
W. Floppy ConnectorX. Configuration Jumpers
Y. Ultra 160 SCSI AZ. Ultra 160 SCSI BA. Legacy
Narrow SCSI
AA. Processor #1BB. Processor #2
CC. Processor #3DD. Processor #4
EE. Voltage Regulator Module (VRM)
Connector #2
GG. Voltage Regulator Module (VRM)
Connector #4
II. 64-bit, 66/33 MHz Hot-Plug PCI
Slots
FF. Voltage Regulator Module (VRM)
Connector #3
HH. 32-bit, 33 MHz Half-length PCI
Slots
JJ. 64-bit, 33 MHz Hot-Plug PCI Slots
14SKA4 Baseboard Product Guide
CAUTION
Lithium Battery: See "Replacing the Backup Battery" on page 68 of this
product guide for instructions on replacing and disposing of the Lithium
Battery.
Processor
Each Intel Pentium III Xeon processor is packaged in a single edge contact (S.E.C.) cartridge. The
cartridge includes the processor core with an integrated 32 KB primary (L1) cache, the secondary
(L2) cache, a thermal plate, and a plastic cover.
The processor core and L2 cache components are on a pre-assembled printed circuit board,
approximately 5 inches by 6 inches. The L2 cache and processor core L1 cache interface use a
private bus isolated from the processor host bus. The L2 cache bus operates at the processor core
frequency.
Each S.E.C. cartridge connects to the baseboard through a 330-pin SC330.1 compliant edge
connector. A retention module attached to the baseboard secures the cartridge. Depending on
configuration, the system supports one to four processors.
The processor external interface is MP-ready and operates at 100 MHz. The processor contains a
local Advanced Configuration and Power Interface (APIC) unit for interrupt handling in
multiprocessor (MP) and uniprocessor (UP) environments.
Table 2.SKA4 Pentium Xeon Processor Family Support Matrix
NameFrequencyCache SizeSupport (Y/N)
Pentium II Xeon processor400 MHz, 450 MHz512k, 1M, 2MNo
Pentium III Xeon processor500 MHz
550 MHz
Pentium III Xeon processor600 MHz +256kNo
2.8 V Pentium III Xeon processor600 MHz +1M, 2MYes
5/12 V Pentium III Xeon processor600 MHz +1M, 2MNo
512k, 1M, 2MYes
The L2 cache is located on the substrate of the S.E.C. cartridge. The cache:
• Is offered in 512 KB, 1 MB, and 2 MB configurations
• Has ECC
• Operates at the full core clock rate
Baseboard Description15
Memory
Main memory resides on an add-in board, called a memory module, designed for the SKA4
baseboard. The memory module contains slots for 16 DIMMs, each of which must be at least
64 MB, and is attached to the baseboard through a 330-pin connector, called the Memory
Expansion Card Connector (MECC). The memory module supports PC-100 compliant registered
ECC SDRAM memory modules. The ECC used for the memory module is capable of correcting
single-bit errors (SBEs) and detecting 100 percent of double-bit errors over one code word. Nibble
error detection is also provided.
System memory begins at address 0 and is continuous (flat addressing) up to the maximum amount
of DRAM installed (exception: system memory is noncontiguous in the ranges defined as memory
holes using configuration registers). The system supports both base (conventional) and extended
memory.
• Base memory is located at addresses 00000h to 9FFFFh (the first 1 MB).
• Extended memory begins at address 0100000h (1 MB) and extends to 3FFFFFFFFh (16 GB),
which is the limit of supported addressable memory. The top of physical memory is a
maximum of 16 GB (to 3FFFFFFFFh).
Memory amounts from 256 MB to 16 GB of DIMM are supported, with a 64/72-bit
four-way-interleaved pathway to main memory, which is also located on the module. Therefore,
data transfers between MADPs and DIMMs is in four-way interleave fashion. Each of the four
DIMMs must be populated in a bank. The 16 slots are divided into four banks of four slots each.
They are labeled A through D. Bank A contains DIMM sockets A1, A2, A3, and A4. Banks B, C,
and D each contain 4 DIMM sockets and are named in the same fashion. There are silk screens on
the module next to each DIMM socket to label its bank number. For the best thermal results,
populate the banks from A to D. For example, populate bank A and then bank B. For best
performance results, populate adjacent banks. For example, populate bank A and then bank C.
X. One of sixteen DIMM sockets
Y. One of four Memory Address Data Paths (MADP)
Z. Memory Expansion Card Connector (MECC)
A4
C4
D4
A2
C2
B2
D2
OM09919
16SKA4 Baseboard Product Guide
Each slot is identified by another notation. Sockets A1 through A4 are identified as J1 through J4
respectively. Sockets B1 through B4 are identified as J5 through J8. Sockets C1 through C4 are
identified as J9 through J12. Sockets D1 through D4 are identified as J13 through J16.
NOTE
✏
Based on the chipset, addressable memory can be extended to 16 GB.
However, some server systems are not thermally configured to support all
16 GB. Consult the documentation accompanying your server system to
determine the maximum memory configuration of your server system.
Some operating systems and application programs use base memory while others use both
conventional and extended memory. Examples are
†
• Base memory: Microsoft MS-DOS
†
UNIX
• Conventional and extended memory: IBM OS/2, Microsoft Windows NT, and various UNIX
MS-DOS does not use extended memory; however, some MS-DOS utility programs like RAM
disks, disk caches, print spoolers, and windowing environments use extended memory for better
performance.
The BIOS automatically detects, sizes, and initializes the memory array, depending on the type,
size, and speed of the installed DIMMs, and reports memory size and allocation to the system via
configuration registers.
, IBM OS/2†, Microsoft Windows NT†, and various
✏
NOTE
DIMM sizes and compatibility: Use DIMMs that have been tested for
compatibility with the baseboard. For a list of approved DIMMs, see the
SKA4 Memory Qualification List. The document can be found on
The National† PC97317VUL Super I/O Plug and Play Compatible with ACPI Compliant
Controller/Extender device supports two serial ports, one parallel port, diskette drive, and
PS/2-compatible keyboard and mouse. The system provides the connector interface for each port.
Serial Ports
Both serial ports can be relocated. Each serial port can be set to one of four different COMx ports,
and each can be enabled separately. When disabled, serial port interrupts are available to add-in
boards.
Parallel Port
The SKA4 baseboard provides a 25-pin Parallel Port connector. The SIO provides an IEEE
1284-compliant 25-pin bi-directional parallel port. BIOS programming of the SIO registers enable
the parallel port, and determine the port address and interrupt. When disabled, the interrupt is
available to add-in cards.
Add-in Board Slots
The baseboard has eight slots for PCI add-in boards supported by three PCI bus segments called
PCI-A, PCI-B, and PCI-C. There are two on PCI-A, four on PCI-B, and two on PCI-C. PCI-C
supports half-length boards (5.6" to 6.3") only; the other slots support full-length boards.
The two slots for the PCI bus segment PCI-C consume a maximum of 375 mA of standby current
on a 3.3V AUX power line. The remaining six slots do not have any 3.3V Aux capabilities.
Both PCI segments A and B allow you to add, remove, or replace PCI add-in boards installed in
their slots without interrupting normal operation or powering down the system. To use this PCI
Hot-Plug (PHP) feature, a server system requires PCI Hot-Plug software and PCI Hot-Plug capable
add-in boards. PCI Hot-Plug software usually is a driver loaded for a specific operating system.
Each Hot-Plug PCI slot has two LEDs. The green LED indicates the state of power on each slot.
The amber LED indicates an error condition with that slot.
18SKA4 Baseboard Product Guide
The table below summarizes typical LED states that you may encounter during a system’s
operation.
Table 3.Slot State Indicators
LED StateStatus
Green On
Amber Off
Green On
Amber On
Green Off
Amber On
Green blinking
Amber Off
OffThe slot is powered off.
The slot is on and functioning normally.
The slot is on and the card requires attention.
The slot is off and the card in the slot requires attention.
Slot power is transition from either ON to OFF or OFF to ON.
PCI features include:
• 33 or 66 MHz bus speed
• 32-bit or 64-bit memory addressing
• 3.3V or 5V signaling environment
• Independent bus structure supports transfers up to 1.2 GB/sec
• 8-, 16-, 32-, or 64-bit data transfers
• Plug and Play ready
• Parity enabled
DesotoE2 Hot-Plug PCI Controller
The DesotoE2 Hot-Plug PCI controller is a 32-bit PCI bus agent that operates at either 33 or
66 MHz. The PCI controller manages PHP functionality for the PCI segment it resides on. There
is a DesotoE2 controller on PCI segments A and B. The DesotoE2 PHP controller is:
• ACPI compliant
†
• Compatible with Compaq’s
PHP controller design
• Supports either a 3.3 V or 5 V PCI bus
The DesotoE2 is responsible for:
• Managing power application and removal to individual slots
• Properly resetting newly-added PCI boards prior to bringing the board online
• Managing connection and disconnection of the PCI signals between the P CI bus and the add-
in board
• Managing seamless addition and removal of individual PCI add-in boards without impacting
bus functionality
IDE Interface
The Open South Bridge (OSB4) acts as a PCI-based fast IDE controller. The controller supports
programmed I/O and bus master transfers. While the OSB4 supports two IDE channels, the SKA4
baseboard uses only the primary IDE channel and provides a single 40 pin IDE connector.
Baseboard Description19
USB Interface
The SKA4 baseboard provides a dual external USB connector for the back panel of a server
system. The connector is defined by the USB Specification, Revision 1.0. Both ports function
identically with the same bandwidth. The SKA4 baseboard also provides a proprietary internal
USB header.
Network Interface Controller (NIC)
The SKA4 baseboard supports a 10BASE-T/100BASE-TX network subsystem based on the
®
82559 Fast Ethernet Multifunction PCI/CARDBus controller. The Intel 82559 controller is
Intel
a highly integrated PCI LAN controller in a 196-pin Ball Grid Array (BGA) supporting 10 or
100 Mbps fast Ethernet networks.
Supported network features include:
• Glueless 32-bit PCI Bus Master Interface compatible with the PCI Local bus Specification
• 82596-like chained memory structure with improved dynamic transmit chaining for enhanced
performance
• Programmable transmit threshold for improved bus utilization
• Early receive interrupt for concurrent processing of receive data
• On-chip counters for network management
• Auto-detect and auto-switching for 10 or 100 Mbps network speeds
• Support for both 10 and 100 Mbps networks
• Integrated physical interface to TX magnetics
• The magnetics component terminates the 100BASE-TX connector interface and a flash device
stores the network ID
Video
The SKA4 baseboard provides an ATI Rage IIc VGA Graphics Accelerator, along with video
Synchronous Graphics RAM (SGRAM) and support circuitry for an embedded Super VGA
(SVGA) video subsystem. The ATI Rage IIc chip contains an SVGA video controller, clock
generator, BitBLT engine, and a RAM digital-to-analog Converter (RAMDAC) in a 208-pin
PQFP. One 256K x 32 SGRAM chip provides 2 MB of 10-ns video memory. The baseboard does
not support adding video memory to the system. The SVGA subsystem supports a variety of
modes, up to 1600 x 1200 resolution, or up to 16.7 M colors.
The SVGA subsystem also supports analog VGA monitors, single- and multi-frequency, interlaced
and non-interlaced, up to 100 Hz vertical retrace frequency. The SKA4 baseboard provides a
standard 15-pin VGA connector and video blanking logic for server management console
redirection support.
Depending on the environment, the controller displays up to 16.7 M colors in some video
resolutions.
20SKA4 Baseboard Product Guide
SCSI Controller
The baseboard includes two SCSI controllers. A dual function SCSI controller
(Adaptec AIC-7899) is on the PCI-B bus, and a PCI wide SCSI controller (Adaptec AIC-7880) is
on the PCI-C bus.
The Adaptec AIC-7899 SCSI controller contains two independent SCSI controllers that share a
single PCI bus master interface as a multifunction device, packaged in a 352-pin ball grid array
(BGA). Internally, each controller is identical, capable of operations using either 16-bit SE or Low
Voltage Differential (LVD) SCSI providing 40 MBps (Ultra-wide SE), 80 MBps (Ultra 2), or
160 MBps (Ultra 160/m).
In the SKA4 implementation, both controller A and controller B attach to a 68-pin 16-bit
differential SCSI connector LVD interface. Each controller has its own set of PCI configuration
registers and SCSI I/O registers. As a PCI bus master, the AIC-7899 controller supports burst data
transfers on PCI up to the maximum rate of 266 MBps using on-chip buffers.
The AIC-7880 controller contains a single SCSI controller with full-featured PCI bus master
interface in a 160-pin Plastic Quad Flat Pack (PQFP). The controller supports either 8- or 16-bit
Fast SCSI providing 10 MBps or 20 MBps (Fast-10) throughput, or Fast-20 SCSI that can burst
data at 20 MBps or 40 MBps. As a PCI 2.1 bus master, the AIC-7880 controller supports burst
data transfers on PCI up to the maximum rate of 133 MBps using the on-chip 256-byte FIFO.
The SKA4 AIC-7880 implementation offers 8-bit or 16-bit SCSI connectors and operation at data
transfer rates of 10, 20, or 40 MBps. The AIC-7880 controller also offers active negation outputs,
controls for external differential transceivers, a disk activity output, and a SCSI terminator powerdown control. Active negation outputs reduce the chance of data errors by actively driving both
polarities of the SCSI bus, avoiding indeterminate voltage levels and common-mode noise on long
cable runs. The SCSI output drivers can directly drive a 48-mA single-ended SCSI bus with no
additional drivers. The SCSI segment can support up to 15 devices.
The AIC-7880 controller can be used as an 8-bit controller via the narrow, 50-pin connector and as
a 16-bit controller via the wide, 68-pin connector. As a result, the AIC-7880 controller is not
always at one end of the SCSI bus, and termination is controlled through some simple circuitry.
The circuitry senses whether there is a device attached through the narrow 50-pin connector or the
wide 68-pin connector. When there are devices off both connectors, the termination is on for the
upper 8 bits of data and the parity bit associated with these data lines. All other signals are not
terminated on board and are terminated by the devices attached through the connector. When there
is a device on only one connector (either wide or narrow), all on-board termination is on.
Baseboard Description21
IDE Controller
IDE is a 16-bit interface for intelligent disk drives with AT† disk controller electronics onboard.
The Open South Bridge (OSB4) acts as a PCI-based fast IDE controller. The device controls:
• PIO and IDE DMA/bus master operations
• Mode 4 timings
• Transfer rates up to 33 MB/sec
• Ultra DMA 33 capacity
• Buffering for PCI/IDE burst transfers
• Master/slave IDE mode
• Up to two drives for one IDE channel
NOTE
✏
18-inch maximum length of IDE cable: An IDE signal cable can be
connected up to the IDE connector on the baseboard. However, the
maximum length of the cable is 18 inches. The cable supports up to two
devices, one at the end of the cable and the other six inches from the end.
Keyboard and Mouse
The PS/2-compatible keyboard and mouse connectors are mounted in a single-stacked housing
with the mouse connector over the keyboard. External to the system, they appear as two
connectors.
The user can plug in the keyboard and mouse to either connector before powering up the system.
BIOS detects these and configures the keyboard controller accordingly.
®
The keyboard controller is functionally compatible with the Intel
system can be locked automatically if no keyboard or mouse activity occurs for a predefined length
of time, if specified through the SSU. Once the inactivity (lockout) timer has expired, the
keyboard and mouse do not respond until the previously stored password is entered.
8042A microcontroller. The
22SKA4 Baseboard Product Guide
Server Management
Server management features are implemented using one microcontroller called the Baseboard
Management Controller (BMC).
Baseboard Management Controller (BMC)
The BMC and associated circuitry are powered from 5V_Standby, which remains active when
system power is switched off. The BMC is IPMI 1.0 compliant.
The primary function of the BMC is to autonomously monitor system platform management events
and log their occurrence in the nonvolatile System Event Log (SEL). The BMC is compliant to the
Intelligent Platform Management Interface Specification, Version 1.0. These events include
overtemperature and overvoltage conditions, fan failure, or chassis intrusion. While monitoring,
the BMC maintains the nonvolatile Sensor Data Record Repository (SDRR), from which run-time
information can be retrieved. The BMC provides an interface to SDRR information, so software
running on the server can poll and retrieve the current status of the platform. A shared register
interface is defined for this purpose.
Field service personnel can retrieve SEL contents after system failure for analysis by using system
®
management tools like Intel
Platform control (DPC). Because 5V_Standby provides power the BMC, SEL (and SDRR)
information is also available via the interperipheral management bus (IPMB). During monitoring,
the BMC performs the following functions:
• Baseboard temperature and voltage monitoring
• Processor presence monitoring and FRB control
• Baseboard fan failure detection and indicator control
• SEL interface management
• Sensor Data Record Repository (SDRR) interface management
• SDR/SEL timestamp clock
• Baseboard Field Replaceable Unit (FRU) information interface
• System management watchdog timer
• SMI/NMI Status Monitor
• Front panel NMI handling
• Event receiver
• IPMB Management Controller Initialization Agent
• Secure mode control, front panel lock/unlock initiation, and video blank and diskette write
• Speaker beep capability. When the system is powered up, this capability is used to indicate
conditions such as "empty processor slot"
• Pentium III Xeon processor SEEPROM interface for Processor Information ROM (PIROM)
and Scratch EEPROM access
LANDesk® Server Manager, Intel Server Control (ISC), or Direct
Baseboard Description23
• Processor temperature monitoring
• Hot-Plug PCI slot status reporting
• Processor bus speed setting
• Chassis fan failure light control
• Chassis power fault light control
• Chassis power light control
System Security
To help prevent unauthorized entry or use of the system, the system includes a three-position key
lock/switch to permit selected access to drive bays (position is communicated to BMC). The
system also includes server management software that monitors the chassis intrusion switch.
Software Locks via the SSU or BIOS Setup
The SSU provides a number of security features to prevent unauthorized or accidental access to the
system. Once the security measures are enabled, access to the system is allowed only after the user
enters the correct password(s). For example, the SSU allows:
• Enable the keyboard lockout timer so the server requires a password to reactivate the keyboard
and mouse after a specified time-out period of 1 to 120 minutes
• Set and enable administrator and user passwords
• Set secure mode to prevent keyboard or mouse input and to prevent use of the front panel reset
and power switches
• Activate a hot key combination to enter secure mode quickly
• Disable writing to the diskette drive when secure mode is set
Using Passwords
If a user password is set and enabled, but an administrator password is not set, a user password
must be entered to boot the system and run the SSU.
If both a user and administrator password is set:
• Enter either one to boot the server and enable the keyboard and mouse
• Enter the administrator password to access the SSU or BIOS Setup to change the system
configuration
Secure Mode
Configure and enable the secure boot mode by using the SSU. When secure mode is in effect,
• The system can boot and the operating system runs, but the user password must be entered for
a user to use the keyboard or mouse
• The system cannot be turned off or reset from the front panel switches
Secure mode has no effect on functions enabled via the Server Manager Module or power control
via the real-time clock (RTC).
24SKA4 Baseboard Product Guide
Taking the system out of secure mode does not change the state of system power. That is, if you
press and release the power switch while secure mode is in effect, the system will not power off
when secure mode is later removed. However, if the front panel power switch remains depressed
when secure mode is removed, the system will power off.
Summary of Software Security Features
Table 4 lists the software security features and describes what protection each offers. In general,
to enable or set the features listed here, the SSU must be run and configured with the Security
Menu (described in this manual on page 39.) The table also refers to other SSU menus and to the
Setup utility. For greater detail, see Chapter 2, beginning on page 27.
Table 4.Software Security Features
FeatureDescription
Secure mode
Disable writing to disketteIn secure mode, the server will not boot from or write to a diskette unless a
Disable the power and
reset buttons
Set a time out period so
that keyboard and mouse
input are not accepted
Also, screen can be
blanked, and writes to
diskette can be inhibited
How to enter secure mode:
• Setting and enabling passwords automatically places the system in secure
mode.
• If a hot key combination is set (through the SSU or Setup), the system can be
secured simply by pressing the key combination. This means that the user
does not have to wait for the inactivity time-out period.
When the system is in secure mode:
• The server can boot and run the operating system, but mouse and keyboard
input is not accepted until the user password is entered.
• At boot time, if a CD is detected in the CD-ROM drive or a diskette in drive A,
the system prompts for a password. When the password is entered, the
server boots from CD or diskette and disables the secure mode.
• If there is no CD in the CD-ROM drive or diskette in drive A, the server boots
from drive C and automatically goes into secure mode. All enabled secure
mode features go into effect at boot time.
To leave secure mode, enter the correct password(s).
password is entered. To set this feature, use the SSU Secur ity Subsystem
Group.
To write protect access to diskette whether the server is in secure mode or not,
use the Setup main menu, Floppy Options, and specify Floppy Access as
read only.
Power and reset buttons are always disabled when the server is in secure mode.
Specify and enable an inactivity time out period of from 1 to 120 minutes.
If no keyboard or mouse action occurs for the specified period, attempted
keyboard and mouse input will not be accepted.
The monitor display will go blank, and the diskette drive will be write protected
(if these security features are enabled through Setup or the SSU and using
onboard video).
To resume activity, enter the user password.
continued
Baseboard Description25
Table 4.Software Security Features (continued)
FeatureDescription
Control acce ss to using
the SSU: set
administrative password
Control acce ss to the
system other than SSU:
set user password
Boot without keyboardThe system can boot with or without a keyboard. During POST, before the
Specify the boot
sequence
To control access to setting or changing the system configuration, set an
administrative password and enable it through Setup or the SSU.
If both the administrative and user passwords are enabled, either can be used to
boot the server or enable the keyboard and/or mouse, but only the
administrative password will allow Setup and the SSU to be changed.
To disable a password, change it to a blank entry or press CTRL-D in the
Change Password menu of the Administrative Password Option menu found in
the Security Subsystem Group.
If you cannot access Setup or the SSU to clear the password, change the Clear
Password jumper. See "CMOS Clear Jumper" on page 109.
To control access to usin g the system, se t a user passwo rd and enable it
through Setup or the SSU.
To disable a password, change it to a blank entry or press CTRL-D in the
Change Password menu of the User Password Option menu found in the
Security Su bsystem Group.
If you cannot access Setup or the SSU to clear the password, change the Clear
Password jumper. See "CMOS Clear Jumper" on page 109.
system complet es the boot sequence, the BIOS automatically detects and tests
the keyboard if it is present and displays a message. There is no entry in the
SSU to enable or disable a keyboard.
The sequence specified on the menu in the SSU MultiBoot Group will determine
the boot order. If secure mode is enabled (a user password is set), then the
user is prompted for a password before the server fully boots. If secure mode is
enabled and the “Secure Boot Mode” option is also enabled, the server fully
boots but requires a password before accepting any keyboard or mouse input.
26SKA4 Baseboard Product Guide
2Configuration Software and Utilities
This chapter describes the Power-On Self Test (POST) and system configuration utilities. The
table below briefly describes the utilities.
Table 5.Configuration Utilities
UtilityDescription and brief procedurePage
BIOS SetupIf the system does not have a diskette drive, or the drive is
disabled or misconfigured, use Setup to enable it.
Or, you can move the CMOS jumper on the system board from the
default setting (Protect CMOS memory) to the Clear setting; this
will allow most system configurations to boot. For the procedure to
do this, see “CMOS Clear Jumper” on page 109.
Changing Boot Device
Priority
SCSI
Select
UtilityUse to configure the SCSI controllers in the system.45
Adaptec SCSI UtilityUse to configure or view the settings of the SCSI host adapters
Server Setup Utility (SSU)Use for extended system configuration of onboard resources and
Direct Platform Control
(DPC) Console
FRUSDR Load UtilityUse to update the Field Replacement Unit (FRU), Sensor Data
BIOS Update UtilityUse to update the BIOS or recover from a corrupted BIOS update.53
Firmware Update UtilityUse to update BMC flash ROM.56
Use this option to change the boot device priority temporarily or
permanently.
and onboard SCSI devices in the system.
add-in boards, viewing the system event log (SEL), setting boot
device pri ority, or setting system security options.
The SSU can be run from either the configuration software CD or
from a set of bootable diskettes. You can create the diskettes from
the CD.
Information entered via the SSU overrides information entered via
Setup.
Use to access and monitor the server remotely.49
Record (SDR), and Desktop Management Interface (DMI) flash
components.
29
44
46
47
51
27
Hot Keys
Use the keyboard’s numeric pad to enter numbers and symbols.
Table 6.Hot Keys
To do this:Press these keys
Clear memory and reload the operating
systemthis is a system reset.
Secure your system immediately.<Ctrl+Alt>+hot key (Set yo ur hot key combination
Enter the Adaptec SCSI Utility during BIOS POST.<Ctrl+A>
Enter BIOS Setup during BIOS POST.F2
Abort memory test during BIOS POST.ESC (Press while BIOS is updating memory size on
<Ctrl+Alt+Del>
with the SSU or Setup.)
screen.)
Power-On Self Test (POST)
Each time you turn on the system, the BIOS begins execution of the Power-On Self Test (POST).
POST discovers, configures, and tests the processors, memory, keyboard, and most installed
peripheral devices. The length of time needed to test memory depends on the amount of memory
installed. POST is stored in flash memory.
1. Turn on your video monitor and system. After a few seconds, POST begins to run and a splash
screen is displayed.
2. While the splash screen is displayed, you can either
• press <F2> to enter the BIOS Setup (see "Using BIOS Setup" on page 29)
OR
• press <Esc> to change the boot device priority for this boot only (see "Changing the Boot
Device Priority Temporarily" on page 44).
3. After pressing <F2> or <Esc> during POST, you can press <Ctrl+A> to run the SCSISelect
Utility. For more information, see "Running the SCSISelect Utility" on page 45.
4. If you do not press <F2> or <Esc> and do NOT have a device with an operating system
loaded, the boot process continues and the system beeps once. The following message is
displayed:
Operating System not found
5. At this time, pressing any key causes the system to attempt a reboot. The system searches all
removable devices in the order defined by the boot priority.
6. If you want to boot from a hard drive loaded with an operating system, make sure that the hard
drive is installed and push the Reset button on the front panel.
28SKA4 Baseboard Product Guide
Using BIOS Setup
This section describes the BIOS Setup options. Use Setup to change the system configuration
defaults. You can run Setup with or without an operating system being present. Setup stores most
of the configuration values in battery-backed CMOS; the rest of the values are stored in flash
memory. The values take effect when the system is booted. POST uses these values to configure
the hardware; if the values and the actual hardware do not agree, POST generates an error
message. You must run Setup to specify the correct configuration.
†
Run Setup: Run Setup to modify any standard PC-AT
• Select diskette drive
• Select parallel port
• Select serial port
• Set time/date (to be stored in RTC)
• Configure hard drive(s)
• Specify boot device sequence
• Enable SCSI BIOS
Run SSU, not Setup: Run the SSU instead of Setup to do the following:
• Enter or change information about a board
• Alter system resources (e.g., interrupts, memory addresses, I/O assignments) to user-selected
choices instead of choices selected by the BIOS resource manager
baseboard feature such as:
Record Setup Set tings
If the default values ever need to be restored (after a CMOS clear, for example), Setup must be run
again. Referring to the worksheets could make the task easier.
If Setup is Not Accessible
If the diskette drive is misconfigured and you cannot use Setup to correct the problem, you might
need to clear CMOS memory. You must open the system, change a jumper setting, use Setup to
check and set diskette drive options, and change the jumper back. For a step-by-step procedure,
see “CMOS Clear Jumper” on page 109.
Starting Setup
Setup can be entered under several conditions:
• When you turn on the system, after POST completes the memory test.
• When you reboot the system by pressing <Ctrl+Alt+Del> while at the DOS operating system
prompt.
• When you have moved the CMOS jumper on the baseboard to the “Clear CMOS” position
(enabled); for a step-by-step procedure, see “CMOS Clear Jumper” on page 109.
In the three conditions listed above, the following prompt is displayed:
Press <F2> to enter SETUP
Configuration Software and Utilities29
In a fourth condition, when CMOS/NVRAM has been corrupted, these other prompts are
displayed, but not the <F2> prompt:
Warning: cmos checksum invalid
Warning: cmos time and date not set
In this condition, the BIOS loads default values for CMOS and attempts to boot.